- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69007 > LTC3675EUFF#TRPBF (LINEAR TECHNOLOGY CORP) POWER SUPPLY SUPPORT CKT, PQCC44 PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC3675EUFF#TRPBF |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | 電源管理 |
| 英文描述： | POWER SUPPLY SUPPORT CKT, PQCC44 |
| 封裝： | 4 X 7 MM, 0.75 MM HEIGHT, LEAD FREE, PLASTIC, QFN-44 |
| 文件頁數(shù)： | 16/36頁 |
| 文件大?。?/td> | 413K |
| 代理商： | LTC3675EUFF#TRPBF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
LTC3675
23
3675f
OPERATION
Table 1. Summary of I2C Sub-Addresses and Byte Formats. Bits A7, A6, A5, A4 of Sub-Address Need to Be 0 to Access Registers
SUB-ADDRESS
A7A6A5A4A3A2A1A0
OPER-
ATION ACTION
BYTE FORMAT
D7D6D5D4D3D2D1D0
DEFAULT
D7D6D5D4D3D2D1D0 COMMENTS
0000 0000 (00h)
Write
No Register
Selected
Used in the Clear Interrupt
Operation.
0000 0001 (01h)
Read/
Write
Buck1 Register
Enable, OUT_Hi-Z, Mode, Slow, DAC[3],
DAC[2], DAC[1], DAC[0]
01101111
0000 0010 (02h)
Read/
Write
Buck2 Register
Enable, OUT_Hi-Z, Mode, Slow, DAC[3],
DAC[2], DAC[1], DAC[0]
01101111
0000 0011 (03h)
Read/
Write
Buck3 Register
Enable, OUT_Hi-Z, Mode, Slow, DAC[3],
DAC[2], DAC[1], DAC[0]
01101111
0000 0100 (04h)
Read/
Write
Buck4 Register
Enable, OUT_Hi-Z, Mode, Slow, DAC[3],
DAC[2], DAC[1], DAC[0]
01101111
0000 0101 (05h)
Read/
Write
Boost Register
Enable, Unused, Mode, Slow, DAC[3],
DAC[2], DAC[1], DAC[0]
00001111
0000 0110 (06h)
Read/
Write
Buck-Boost
Register
Enable, Unused, Mode, Slow, DAC[3],
DAC[2], DAC[1], DAC[0]
00001111
0000 0111 (07h)
Read/
Write
LED
Conguration
Register
Unused, Mode[1], Mode[0], Slow, 2XFS,
GRAD[2], GRAD[1], GRAD[0]
00001111
0000 1000 (08h)
Read/
Write
LED DAC
Register
DAC[7], DAC[6], DAC[5], DAC[4], DAC[3],
DAC[2], DAC[1], DAC[0]
00000000
00000000 = LED Driver Disabled
11111111 = 25mA per String
0000 1001 (09h)
Read/
Write
UVOT Register
RESET_ALL, UV[2], UV[1], UV[0], UNUSED,
UNUSED, OT[1], OT[0]
00000000
0000 1010 (0Ah)
Read/
Write
RSTB Mask
Register
UNUSED, PGOOD[7], PGOOD[6], PGOOD[5],
PGOOD[4], PGOOD[3], PGOOD[2], PGOOD[1]
11111111
Fault will pull RSTB low if the
corresponding bit is ‘1’
0000 1011 (0Bh)
Read/
Write
IRQB Mask
Register
UNUSED, PGOOD[7], PGOOD[6], PGOOD[5],
PGOOD[4], PGOOD[3], PGOOD[2], PGOOD[1]
00000000
Fault will pull IRQB low if the
corresponding bit is ‘1’
0000 1100 (0Ch)
Read
Status Register
(Real Time)
UNUSED, UNUSED, PGOOD[6], PGOOD[5],
PGOOD[4], PGOOD[3], PGOOD[2], PGOOD[1]
Read Back
0000 1101 (0Dh)
Read
Status Register
(Latched)
UV, OT, PGOOD[6], PGOOD[5], PGOOD[4],
PGOOD[3], PGOOD[2], PGOOD[1]
Read Back
0000 1111 (0Fh)
Write
Clear Interrupt
Clears the Interrupt Bit,
Status Latches are Unlatched
received. Once all chips on the bus have been addressed
and sent valid data, a global STOP can be sent and the
LTC3675 will update its command latches with the data
that it had received.
It is important to understand that until a STOP signal is
transmitted, data written to the LTC3675 command reg-
isters is not acted on by the LTC3675. Only once a STOP
signal is issued is the data transferred to the command latch
and acted on. The one exception is when sub-address 0Fh
is written to clear an interrupt. To clear an interrupt, sub
address OFh must be written, followed by sub address 00h.
A complete clear interrupt cycle would have the following
write sequence: 12h, 0Fh, STOP, 12h, 00h, STOP.
I2C Bus Read Operation
The LTC3675 has eleven command registers and two
status registers. The contents of any of these registers
may be read back via I2C.
To read the data of a register, that register’s sub-address
must be provided to the LTC3675. The bus master reads
the status of the LTC3675 with a START condition followed
by the LTC3675 write address followed by the rst data
byte (the sub-address of the register whose data needs
to be read) which is acknowledged by the LTC3675. After
receiving the acknowledge signal from the LTC3675 the
bus master initiates a new START condition followed by
the LTC3675 read address. The LTC3675 acknowledges
the read address and then returns a byte of read back
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC3727AIG-1#TR | 3 A SWITCHING CONTROLLER, 580 kHz SWITCHING FREQ-MAX, PDSO28 |
| LTC3727AIG-1#TRPBF | 3 A SWITCHING CONTROLLER, 580 kHz SWITCHING FREQ-MAX, PDSO28 |
| LTC3727AIG-1#PBF | 3 A SWITCHING CONTROLLER, 580 kHz SWITCHING FREQ-MAX, PDSO28 |
| LTC3736-2EUF#PBF | SWITCHING CONTROLLER, PDSO24 |
| LTC3736-2EUF#TRPBF | SWITCHING CONTROLLER, PQCC24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC3676EUJ#PBF | 制造商:Linear Technology 功能描述: 制造商:Linear Technology 功能描述:DP-PMIC Multifunction, PMIC For Applications Processors |
| LTC3676EUJ-1#PBF | 制造商:Linear Technology 功能描述:IC CONV I.MX6 40QFN 制造商:Linear Technology 功能描述:DP-PMIC Multifunction, PMIC For Applications Processors |
| LTC3676IUJ#PBF | 制造商:Linear Technology 功能描述: 制造商:Linear Technology 功能描述:IC CONV I.MX6 40QFN 制造商:Linear Technology 功能描述:IC POWER MANAGEMENT SOLUTION 制造商:Linear Technology 功能描述:DP-PMIC Multifunction, PMIC For Applications Processors |
| LTC3676IUJ#TRPBF | 制造商:Linear Technology 功能描述:IC CONV I.MX6 40QFN |
| LTC3676IUJ-1#PBF | 制造商:Linear Technology 功能描述:IC CONV I.MX6 40QFN 制造商:Linear Technology 功能描述:IC POWER MANAGEMENT SOLUTION 制造商:Linear Technology 功能描述:IC, POWER MANAGEMENT SOLUTION, QFN-40 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。