- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2006 > LTC2453ITS8#TRMPBF (Linear Technology)IC ADC 16BIT DELTA SIG TSOT23-8 PDF資料下載
參數(shù)資料
| 型號： | LTC2453ITS8#TRMPBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 18/18頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT DELTA SIG TSOT23-8 |
| 產(chǎn)品培訓模塊： | LTC2460 and LTC2450 Delta Sigma ADC Families |
| 標準包裝： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 60 |
| 數(shù)據(jù)接口： | I²C，串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 4mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | SOT-23-8 薄型，TSOT-23-8 |
| 供應商設備封裝： | TSOT-23-8 |
| 包裝： | 標準包裝 |
| 輸入數(shù)目和類型： | 1 個差分，雙極 |
| 產(chǎn)品目錄頁面： | 1348 (CN2011-ZH PDF) |
| 其它名稱： | LTC2453ITS8#TRMPBFDKR |
LTC2453
9
2453fc
START timing is functionally identical to the START and
is used for reading from the device before the initiation
of a new conversion.
Data Transferring
After the START condition, the I2C bus is busy and data
transfer can begin between the master and the addressed
slave. Data is transferred over the bus in groups of nine
bits, one byte followed by one acknowledge (ACK) bit. The
master releases the SDA line during the ninth SCL clock
cycle. The slave device can issue an ACK by pulling SDA
LOW or issue a Not Acknowledge (NAK) by leaving the
SDA line HIGH impedance (the external pull-up resistor
will hold the line HIGH). Change of data only occurs while
the clock line (SCL) is LOW.
Data Format
After a START condition, the master sends a 7-bit address
followed by a read request (R) bit. The bit R is 1 for a
Read Request. If the 7-bit address matches the LTC2453’s
address (hard-wired at 0010100) the ADC is selected.
When the device is addressed during the conversion
state, it does not accept the request and issues a NAK by
leaving the SDA line HIGH. If the conversion is complete,
the LTC2453 issues an ACK by pulling the SDA line LOW.
Following the ACK, the LTC2453 can output data. The data
output stream is 16 bits long and is shifted out on the
falling edges of SCL (see Figure 4). The first bit output by
the LTC2453, the MSB, is the sign, which is 1 for VIN+ ≥
VIN– and 0 for VIN+ < VIN– (see Table 1). The MSB (D15) is
followedbysuccessivelylesssignificantbits(D14,D13…)
until the LSB is output by the LTC2453. This sequence is
shown in Figure 5.
OPERATION SEQUENCE
Continuous Read
Conversions from the LTC2453 can be continuously
read, see Figure 6. At the end of a read operation, a new
conversion automatically begins. At the conclusion of
the conversion cycle, the next result may be read using
the method described above. If the conversion cycle is
not complete and a valid address selects the device, the
LTC2453 generates a NAK signal indicating the conversion
cycle is in progress.
Discarding a Conversion Result and Initiating a New
Conversion
It is possible to start a new conversion without reading
the old result, as shown in Figure 7. Following a valid 7-bit
address, a read request (R) bit, and a valid ACK, a STOP
command will start a new conversion.
PRESERVING THE CONVERTER ACCURACY
TheLTC2453isdesignedtodramaticallyreducetheconver-
sion result’s sensitivity to device decoupling, PCB layout,
antialiasing circuits, line and frequency perturbations.
Nevertheless, in order to preserve the high accuracy capa-
bility of this part, some simple precautions are desirable.
Digital Signal Levels
Due to the nature of CMOS logic, it is advisable to keep
input digital signals near GND or VCC. Voltages in the
range of 0.5V to VCC – 0.5V may result in additional cur-
rent leakage from the part.
SDA
SCL
S
Sr
P
S
tHD(STA)
tHD(DAT)
tSU(STA)
tSU(STO)
tSU(DAT)
tLOW
tHD(SDA)
tSP
tBUF
tr
tf
tr
tf
tHIGH
2453 F03
Figure 3. Definition of Timing for Fast/Standard Mode Devices on the I2C Bus
APPLICATIONS INFORMATION
發(fā)布緊急采購，3分鐘左右您將得到回復。