參數(shù)資料
型號: LTC2273IUJ#TR
廠商: LINEAR TECHNOLOGY CORP
元件分類: ADC
英文描述: 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40
封裝: 6 X 6 MM, PLASTIC, QFN-40
文件頁數(shù): 1/44頁
文件大?。?/td> 767K
代理商: LTC2273IUJ#TR
LTC2273/LTC2272
1
22732fa
TYPICAL APPLICATION
FEATURES
APPLICATIONS
DESCRIPTION
16-Bit, 80Msps/65Msps
Serial Output ADC
The LTC2273/LTC2272 are 80Msps/65Msps, 16-bit A/D
converters with a high speed serial interface. They are
designed for digitizing high frequency, wide dynamic
range signals with an input bandwidth of 700MHz. The
input range of the ADC can be optimized using the PGA
front end. The output data is serialized according to the
JEDEC serial interface for data converters specication
(JESD204).
The LTC2273/LTC2272 are perfect for demanding applica-
tions where it is desirable to isolate the sensitive analog
circuits from the noisy digital logic. The AC performance
includes a 77.7dB Noise Floor and 100dB spurious free
dynamic range (SFDR). Ultra low internal jitter of 80fs
RMS allows undersampling of high input frequencies
with excellent noise performance. Maximum DC specs
include ±4.5LSB INL and ±1LSB DNL (no missing codes)
over temperature.
The encode clock inputs, ENC+ and ENC, may be driven
differentially or single-ended with a sine wave, PECL,
LVDS, TTL or CMOS inputs. A clock duty cycle stabilizer
allows high performance at full speed with a wide range
of clock duty cycles.
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
n High Speed Serial Interface (JESD204)
n Sample Rate: 80Msps/65Msps
n 77.7dBFS Noise Floor
n 100dB SFDR
n SFDR >90dB at 140MHz (1.5VP-P Input Range)
n PGA Front End (2.25VP-P or 1.5VP-P Input Range)
n 700MHz Full Power Bandwidth S/H
n Optional Internal Dither
n Single 3.3V Supply
n Power Dissipation: 1100mW/990mW
n Clock Duty Cycle Stabilizer
n Pin Compatible Family
105Msps: LTC2274
80Msps: LTC2273
65Msps: LTC2272
n 40-Pin 6mm
× 6mm QFN Package
n Telecommunications
n Receivers
n Cellular Base Stations
n Spectrum Analysis
n Imaging Systems
n ATE
+
S/H
AMP
CORRECTION
LOGIC
8B/10B
ENCODER
16-BIT
PIPELINED
ADC CORE
INTERNAL ADC
REFERENCE
GENERATOR
1.25V
COMMON MODE
BIAS VOLTAGE
CLOCK/DUTY
CYCLE
CONTROL
SCRAMBLER/
PATTERN
GENERATOR
PLL
20X
ENC+
ENC
VCM
ANALOG
INPUT
22732 TA01
SYNC+
SYNC
OVDD
3.3V
1.2V TO 3.3V
3.3V
FAM
ASIC OR FPGA
SENSE
CLOCK
2.2μF
PAT1 PAT0
SRR1
SRR0
SCRAM
SHDN
MSBINV
DITH
PGA
0.1μF
VDD
GND
AIN
+
AIN
CMLOUT+
CMLOUT
16
20
+
SERIALIZER
SERIAL
RECEIVER
50Ω
128k Point FFT, fIN = 4.93MHz,
–1dBFS, PGA = 0
FREQUENCY (MHz)
0
AMPLITUDE
(dBFS)
10
20
30
40
22732
G04
–130
–120
–110
–100
–90
–80
–70
–60
–50
–40
–30
–20
–10
0
相關(guān)PDF資料
PDF描述
LTC2273IUJ 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40
LTC2274CUJ#TR 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40
LTC2274CUJ 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40
LTC2274IUJ#TR 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40
LTC2274IUJ 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2273IUJ-TRPBF 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 80Msps/65Msps Serial Output ADC
LTC2273UJ 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 80Msps/65Msps Serial Output ADC
LTC2274 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 105Msps Serial Output ADC
LTC2274CUJ 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 105Msps Serial Output ADC
LTC2274CUJ#PBF 制造商:Linear Technology 功能描述:ADC Single Pipelined 105Msps 16-bit Serial 40-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 16-BIT 105MSPS 40-QFN 制造商:Linear Technology 功能描述:IC ADC 16BIT 105MSPS QFN-40 制造商:Linear Technology 功能描述:IC, ADC, 16BIT, 105MSPS, QFN-40; Resolution (Bits):16bit; Sampling Rate:105MSPS; Supply Voltage Type:Single; Supply Voltage Min:3.135V; Supply Voltage Max:3.465V; Supply Current:394mA; Digital IC Case Style:QFN; No. of Pins:40 ;RoHS Compliant: Yes