參數(shù)資料
型號： LTC2268IUJ-14#TRPBF
廠商： Linear Technology
文件頁數(shù)： 17/32頁
文件大?。?/td> 0K
描述： IC ADC 14BIT 125MSPS DUAL 40QFN
標準包裝： 2,000
位數(shù)： 14
采樣率（每秒）： 125M
數(shù)據(jù)接口： Serial LVDS
轉換器數(shù)目： 2
功率耗散（最大）： 364mW
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 40-WFQFN 裸露焊盤
供應商設備封裝： 40-QFN（6x6）
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 2 Differential; 2 Single-Ended
配用： DC1371A-ND - BOARD USB DATA ACQUISITION HS
LTC2268-14/
LTC2267-14/LTC2266-14
24
22687614fa
The digital output is randomized by applying an exclu-
sive-OR logic operation between the LSB and all other
data output bits. To decode, the reverse operation is
applied—an exclusive-OR operation is applied between
the LSB and all other bits. The FR and DCO outputs are
not affected. The output randomizer is enabled by serially
programming mode control register A1.
Digital Output Test Pattern
To allow in-circuit testing of the digital interface to the
A/D, there is a test mode that forces the A/D data outputs
(D13-D0) of both channels to known values. The digital
output test patterns are enabled by serially programming
mode control registers A3 and A4. When enabled, the test
patterns override all other formatting modes: 2’s comple-
ment and randomizer.
Output Disable
The digital outputs may be disabled by serially program-
ming mode control register A2. The current drive for all
digital outputs including DCO and FR are disabled to save
power or enable in-circuit testing. When disabled the com-
mon mode of each output pair becomes high impedance,
but the differential impedance may remain low.
Sleep and Nap Modes
The A/D may be placed in sleep or nap modes to conserve
power. In sleep mode the entire chip is powered down,
resulting in 1mW power consumption. Sleep mode is
enabled by mode control register A1 (serial program-
ming mode), or by SDI (parallel programming mode).
The amount of time required to recover from sleep mode
depends on the size of the bypass capacitors on VREF,
REFH, and REFL. For the suggested values in Figure 8,
the A/D will stabilize after 2ms.
In nap mode any combination of A/D channels can be
powered down while the internal reference circuits and the
PLL stay active, allowing faster wake-up than from sleep
mode. Recovering from nap mode requires at least 100
clock cycles. If the application demands very accurate DC
settling then an additional 50s should be allowed so the
on-chip references can settle from the slight temperature
applicaTions inForMaTion
shift caused by the change in supply current as the A/D
leaves nap mode. Nap mode is enabled by mode control
register A1 in the serial programming mode.
DEVICE PROGRAMMING MODES
The operating modes of the LTC2268-14/LTC2267-14/
LTC2266-14 can be programmed by either a parallel
interface or a simple serial interface. The serial interface
has more flexibility and can program all available modes.
Theparallelinterfaceismorelimitedandcanonlyprogram
some of the more commonly used modes.
Parallel Programming Mode
To use the parallel programming mode, PAR/SER should
be tied to VDD. The CS, SCK, SDI and SDO pins are binary
logic inputs that set certain operating modes. These pins
can be tied to VDD or ground, or driven by 1.8V, 2.5V, or
3.3V CMOS logic. When used as an input, SDO should
be driven through a 1k series resistor. Table 3 shows the
modes set by CS, SCK, SDI and SDO.
Table 3. Parallel Programming Mode Control Bits (PAR/SER = VDD)
PIN
DESCRIPTION
CS
2-Lane/1-Lane Selection Bit
0 = 2-Lane, 16-Bit Serialization Output Mode
1 = 1-Lane, 14-Bit Serialization Output Mode
SCK
LVDS Current Selection Bit
0 = 3.5mA LVDS Current Mode
1 = 1.75mA LVDS Current Mode
SDI
Power Down Control Bit
0 = Normal Operation
1 = Sleep Mode
SDO
Internal 100Ω Termination Selection Bit
0 = Internal Termination Disabled
1 = Internal Termination Enabled
Serial Programming Mode
To use the serial programming mode, PAR/SER should be
tied to ground. The CS, SCK, SDI and SDO pins become a
serialinterfacethatprogramtheA/Dmodecontrolregisters.
Dataiswrittentoaregisterwitha16-bitserialword.Datacan
also be read back from a register to verify its contents.
相關PDF資料
PDF描述
LTC2280CUP#PBF IC ADC DUAL 10BIT 105MSPS 64-QFN
LTC2281IUP#PBF IC ADC 10BIT DUAL 64-QFN
LTC2282CUP#PBF IC ADC DUAL 12BIT 105MSPS 64-QFN
LTC2284CUP#PBF IC ADC DUAL 14BIT 105MSPS 64-QFN
LTC2285CUP#PBF IC ADC DUAL 14BIT 125MSPS 64QFN
相關代理商/技術參數(shù)
參數(shù)描述
LTC2269 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 20Msps Low Noise ADC
LTC2269CUK#PBF 制造商:Linear Technology 功能描述:ADC Single 20Msps 16-bit Parallel/Serial (SPI)/LVDS 48-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 16BIT 20MSPS 48-QFN 制造商:Linear Technology 功能描述:ADC 16BIT 1.8V 20MSPS 48QF 制造商:Linear Technology 功能描述:ADC, 16BIT, 1.8V, 20MSPS, 48QFN 制造商:Linear Technology 功能描述:ADC, 16BIT, 20MSPS, PARALLEL, SERIAL, QFN-48; Resolution (Bits):16bit; Sampling Rate:20MSPS; Supply Voltage Type:Single; Supply Voltage Min:1.7V; Supply Voltage Max:1.9V; Supply Current:48.9mA; Digital IC Case Style:QFN; DNL:0.2LSB ;RoHS Compliant: Yes
LTC2269CUK#TRPBF 制造商:Linear Technology 功能描述:ADC Single 20Msps 16-bit Parallel/Serial (SPI)/LVDS 48-Pin QFN EP T/R 制造商:Linear Technology 功能描述:IC ADC 16BIT 20MSPS 48-QFN
LTC2269IUK#PBF 制造商:Linear Technology 功能描述:ADC Single 20Msps 16-bit Parallel/Serial (SPI)/LVDS 48-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 16BIT 20MSPS 48-QFN 制造商:Linear Technology 功能描述:ADC 16BIT 1.8V 20MSPS 48QF 制造商:Linear Technology 功能描述:ADC, 16BIT, 1.8V, 20MSPS, 48QFN 制造商:Linear Technology 功能描述:ADC, 16BIT, 20MSPS, PARALLEL, SERIAL, QFN-48; Resolution (Bits):16bit; Sampling Rate:20MSPS; Supply Voltage Type:Single; Supply Voltage Min:1.7V; Supply Voltage Max:1.9V; Supply Current:48.9mA; Digital IC Case Style:QFN; DNL:0.2LSB ;RoHS Compliant: Yes
LTC2269IUK#TRPBF 制造商:Linear Technology 功能描述:ADC Single 20Msps 16-bit Parallel/Serial (SPI)/LVDS 48-Pin QFN EP T/R 制造商:Linear Technology 功能描述:IC ADC 16BIT 20MSPS 48-QFN
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*