參數(shù)資料
型號(hào)： LT3150CGN#TRPBF
廠商： Linear Technology
文件頁(yè)數(shù)： 7/20頁(yè)
文件大小： 259K
描述： IC REG CTRLR SGL POS ADJ 16-SSOP
產(chǎn)品培訓(xùn)模塊： More Information on LDOs
標(biāo)準(zhǔn)包裝： 2,500
類(lèi)型： 正，可調(diào)式
輸出數(shù)： 1
輸出電壓： 2.5 V ~ 18.4 V
電流 - 電源： 12mA
輸入電壓： 1.5 V ~ 10 V，10 V ~ 20 V
工作溫度： 0°C ~ 70°C
封裝/外殼： 16-SSOP（0.154"，3.90mm 寬）
供應(yīng)商設(shè)備封裝： 16-SSOP
包裝： 帶卷 (TR)
7
LT3150
3150f
V
IN2
 (Pin 5): This is the input supply for the linear regulator
control circuitry and provides sufficient gate drive compli-
ance for the external N-channel MOSFET. The maximum
operating V
IN2
is 20V and the minimum operating V
IN2
is
set by V
OUT
 + (V
GS
 of the MOSFET at max I
OUT
) + 1.6V
(worst-case V
IN2
 to GATE output swing).
GND (Pin 6): Analog Ground. This pin is also the negative
sense terminal for the internal 1.21V reference. Connect the
LDO regulator external feedback divider network and fre-
quency compensation components that terminate to GND
directly to this pin for best regulation and performance. Also,
tie this pin directly to SWGND (Pin 2) and GND (Pin 15).
NC (Pins 7, 10): No Connect.
FB2 (Pin 8): This is the inverting input of the error amplifier
for the linear regulator. The noninverting input is tied to the
internal 1.21V reference. Input bias current for this pin is
typically 0.6礎(chǔ) flowing out of the pin. Tie this pin to a
resistor divider network to set output voltage. Tie the top
of the external resistor divider directly to the output load
for best regulation performance.
COMP (Pin 9): This is the high impedance gain node of the
error amplifier and is used for external frequency compen-
sation. The transconductance of the error amplifier is 15
millimhos and open-loop voltage gain is typically 84dB.
Frequency compensation is generally performed with a
series RC + C network to ground.
GATE (Pin 11): This is the output of the error amplifier
that drives N-channel MOSFETs with up to 5000pF of
effective gate capacitance. The typical open-loop out-
put impedance is 2&. When using low input capacitance
MOSFETs (<1500pF), a small gate resistor of 2& to 10&
dampens high frequency ringing created by an LC reso-
nance due to the MOSFET gates lead inductance and
input capacitance. The GATE pin delivers up to 50mA for
a few hundred nanoseconds when slewing the gate of the
N-channel MOSFET in response to output load current
transients.
I
NEG
 (Pin 12): This is the negative sense terminal of the
current limit amplifier. A small sense resistor is connected
in series with the drain of the external MOSFET and is
connected between the I
POS
  and I
NEG
  pins. A 50mV
threshold voltage in conjunction with the sense resistor
value sets the current limit level. The current sense resis-
tor can be a low value shunt or can be made from a piece
of PC board trace. If the current limit amplifier is not used,
tie the I
NEG
 pin to I
POS
 to defeat current limit. An alternative
is to ground the I
NEG
 pin. This action disables the current
limit amplifier and additional internal circuitry activates
the timer circuit on the SHDN2 pin if the GATE pin swings
to the V
IN
  rail. This option provides the user with a
No R
SENSE
TM
 current limit function.
I
POS
 (Pin 13): This is the positive sense terminal of the
current limit amplifier. Tie this pin directly to the main
input voltage from which the output voltage is regulated.
SHDN1 (Pin 14): Boost Regulator Shutdown Pin. Tie to 1V
or more to enable device. Ground to shut down. This pin
must not float for proper operation. Connect SHDN1
externally as it does not incorporate an internal pull-up or
pull-down.
GND (Pin 15): Boost Converter Analog Ground. This pin
is also the negative sense terminal for the FB1 1.23V
reference. Connect the external feedback divider net-
work, which sets the V
IN2
 supply voltage and terminates
to GND, directly to this pin for best regulation and
performance. Also, tie this pin directly to SWGND (Pin 2)
and GND (Pin 6).
FB1 (Pin 16): Boost Regulator Feedback Pin. Reference
voltage is 1.23V. Connect resistive divider tap here.
Minimize trace area at FB1. Set V
OUT
 = V
IN2
 according to
V
OUT
 = 1.23V(1 + R1/R2).
U
U
PI FU CTIO S
No R
SENSE
 is a trademark of Linear Technology Corporation.
相關(guān)PDF資料
PDF描述
LT3500HMSE#TRPBF IC REG DL BUCK/LINEAR 16-MSOP
LT3507HUHF#TRPBF IC REG QD BUCK/LINEAR 38-QFN
LT3570IFE#TRPBF IC REG BUCK/BST/LINEAR 20TSSOP
LT3645HMSE#TRPBF IC REG DL BUCK/LINEAR 12-MSOP
LT3694IFE-1#TRPBF IC REG TRPL BUCK/LINEAR 20TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LT317 制造商:LINER 制造商全稱(chēng):Linear Technology 功能描述:Positive Adjustable Regulator
LT317A 制造商:LINER 制造商全稱(chēng):Linear Technology 功能描述:Positive Adjustable Regulator
LT317AH 制造商:LINER 制造商全稱(chēng):Linear Technology 功能描述:Positive Adjustable Regulator
LT317AHV 制造商:LINER 制造商全稱(chēng):Linear Technology 功能描述:High Voltage Positive Adjustable Regulators
LT317AHVH 制造商:Linear Technology 功能描述:LDO Regulator Pos 1.5A 3-Pin TO-39
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*