LRS1806A
5
3. Truth Table
3.1 Bus Operation
(1)
Notes:
1. L = V
IL
, H = V
IH
, X = H or L, High-Z = High impedance. Refer to the DC Characteristics.
2. Command writes involving block erase (page buffer) program are reliably executed when F-V
PP
= V
PPH1/2
and F-V
CC
= 2.7V to 3.3
V
.
Command writes involving full chip erase is reliably executed when F-V
PP
= V
PPH1
and F-V
CC
= 2.7V to 3.3
V.
Block erase, full chip erase, (page buffer) program with F-V
PP
< V
PPH1/2
(Min.) produce spurious results and should not
be attempted.
3. Never hold F-OE low and F-WE low at the same timing.
4. Refer Section 5. Command Definitions for Flash Memory valid D
IN
during a write operation.
5. F-WP set to V
IL
or
V
IH
.
6. Electricity consumption of Flash Memory is lowest when F-RST = GND ±0.2V.
7. Flash Read Mode
8. S-UB, S-LB Control Mode
Flash
Smart
combo
RAM
Notes
F-CE
F-RST F-OE F-WE S-CE
1
S-CE
2
S-OE S-WE S-LB S-UB
DQ
0
to DQ
15
Read
Output
Disable
Standby
3,5
L
H
L
H
H
H
X
X
X
(7)
5
H
High - Z
Write
2,3,4,5
L
D
IN
(7)
Read
Sleep
3,5
L
H
L
H
X
L
X
X
X
Output
Disable
5
H
High - Z
Write
2,3,4,5
L
D
IN
Standby
Read
5,6
H
H
X
X
L
H
L
X
H
H
H
H
(8)
Output
Disable
5,6
H
X
H
X
High - Z
Write
Read
5,6
5,6
X
L
X
L
H
H
(8)
(8)
Reset Power
Down
X
L
X
X
L
H
Output
Disable
5,6
H
H
High - Z
H
X
H
L
X
X
Write
5,6
5
(8)
Standby
Standby
H
H
X
X
H
H
X
X
X
High - Z
Reset Power
Down
Standby
Reset Power
Down
5,6
X
L
Sleep
5
H
H
X
X
X
L
X
X
X
High - Z
5,6
X
L
Mode
Address
DQ
0
to DQ
15
S-LB S-UB
DQ
0
to DQ
7
DQ
8
to DQ
15
Read Array
X
D
OUT
L
L
D
OUT
/D
IN
D
OUT
/D
IN
Read Identifier Codes
See 5.2
See 5.2
L
H
D
OUT
/D
IN
High - Z
Read Query
Refer to the Appendix Refer to the Appendix
H
L
High - Z
D
OUT
/D
IN