LRS1806A
26
12.6 Reset Operations
(T
A
= -30°C to +85°C, F-V
CC
= 2.7V to 3.3V)
Notes
Min.
Notes:
1. A reset time, t
PHQV
, is required from the later of SR.7 (F-RY/BY) going “1” (High-Z) or F-RST going high until outputs
are valid. See the AC Characteristics - read cycle for t
PHQV
.
2. t
PLPH
is <100ns the device may still reset but this is not guaranteed.
3. Sampled, not 100% tested.
4. If F-RST asserted while a block erase, full chip erase or (page buffer) program operation is not executing, the reset will
complete within 100ns.
5. When the device power-up, holding F-RST low minimum 100ns is required after F-V
CC
has been in predefined range and
also has been in stable there.
AC Waveform for Reset Operation
Symbol
Parameter
Max.
Unit
t
PLPH
F-RST Low to Reset during Read
(F-RST should be low during power-up.)
1, 2, 3
100
ns
t
PLRH
t
VPH
t
VHQV
F-RST Low to Reset during Erase or Program
1, 3, 4
22
μs
F-V
CC
2.7V to F-RST High
F-V
CC
2.7V to Output Delay
1, 3, 5
100
ns
3
1
ms
ABORT
COMPLETE
t
PLPH
t
PLPH
t
VPH
t
PLRH
t
PHQV
t
PHQV
(A) Reset during ReadArray Mode
(B) Reset during Erase or Program Mode
(C) F-RST rising timing
F-RST
F-RST
V
IL
V
IH
V
IL
V
IH
F-V
CC
GND
2.7V
F-RST
V
IL
V
IH
SR.7=
1
V
OH
V
OL
(D/Q)
DQ
15-0
VALID
OUTPUT
High-Z
(P)
(P)
(P)
V
OH
V
OL
(D/Q)
DQ
15-0
VALID
OUTPUT
High-Z
V
OH
V
OL
(D/Q)
DQ
15-0
VALID
OUTPUT
High-Z
t
PHQV
t
VHQV