- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383288 > LRI512 (意法半導(dǎo)體) Memory TAG IC 512 bit High Endurance EEPROM 13.56MHz, ISO 15693 Standard Compliant with E.A.S. PDF資料下載
參數(shù)資料
| 型號(hào)： | LRI512 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Memory TAG IC 512 bit High Endurance EEPROM 13.56MHz, ISO 15693 Standard Compliant with E.A.S. |
| 中文描述： | 內(nèi)存標(biāo)簽集成電路的512位高耐力的EEPROM 13.56，ISO 15693標(biāo)準(zhǔn)符合標(biāo)準(zhǔn)的防盜 |
| 文件頁(yè)數(shù)： | 16/54頁(yè) |
| 文件大?。?/td> | 351K |
| 代理商： | LRI512 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)
LRI512
16/54
LRI512 PROTOCOL DESCRIPTION
The Transmission protocol defines the mecha-
nism to exchange instructions and data between
the VCD and the LRI512, in both directions.
It is based on the concept of “VCD talks first”.
This means that any LRI512 does not start trans-
mitting unless it has received and properly decod-
ed an instruction sent by the VCD.
The protocol is based on an exchange of
– a Request from the VCD to the LRI512
– a Response from the LRI512 to the VCD
Each Request and each Response is contained in
a Frame. The frame delimiters (SOF, EOF) are de-
scribed in the previous paragraphs.
Each Request consists of
– Request SOF (see Figure 9 and Figure 10)
– Flags
– A Command Code
– Parameters, depending on the Command
– Application data
– 2-byte CRC
– Request EOF (see Figure 11)
Each Response consists of
– Answer SOF (see Figure 20 to Figure 23)
– Flags
– Parameters, depending on the Command
– Application data
– 2-byte CRC
– Answer EOF (see Figure 24 to Figure 27)
The protocol is bit-oriented. The number of bits
transmitted in a frame is a multiple of eight (8) –
that is, an integer number of bytes.
A single-byte field is transmitted Least Significant
Bit (LSBit) first.
A multiple-byte field is transmitted Least Signifi-
cant Byte (LSByte) first, each byte is transmitted
Least Significant Bit (LSBit) first.
The setting of the flags indicates the presence of
the optional fields. When the flag is set (to one),
the field is present. When the flag is reset (to zero),
the field is absent.
Table 7. VCD Request Frame Format
Table 8. LRI512
Response Frame Format
Figure 29. LRI512 Protocol Timing
Request
SOF
Request Flags
Command Code
Parameters
Data
2 Bytes
CRC
Request
EOF
Response
SOF
Response
Flags
Parameters
Data
2 Bytes
CRC
Response
EOF
AI06830
VCD
Request Frame
(Table 7)
Request Frame
(Table 7)
LRI512
Response Frame
(Table 8)
Response Frame
(Table 8)
Timing
t1
t2
t1
t2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LRI512-C40 | EEPROM |
| LRI64-W4 | Memory TAG IC, 64-bit Unique ID with WORM User Area 13.56MHz, ISO 15693 Standard Compliant |
| LRI64 | Memory TAG IC, 64-bit Unique ID with WORM User Area 13.56MHz, ISO 15693 Standard Compliant |
| LRI64-A1S | Memory TAG IC, 64-bit Unique ID with WORM User Area 13.56MHz, ISO 15693 Standard Compliant |
| LRI64-A1T | CONN HOUSING 2MM 18POS POLARIZED |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LRI512-A1S/ISOR | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:EEPROM |
| LRI512-A1T/ISOR | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:EEPROM |
| LRI512-A2T/ISOK | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:EEPROM |
| LRI512-A7T/2GE | 制造商:STMicroelectronics 功能描述: |
| LRI512-C40 | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:EEPROM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。