- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98001 > LMX2315MDA (NATIONAL SEMICONDUCTOR CORP) PLL FREQUENCY SYNTHESIZER, 1200 MHz, UUC PDF資料下載
參數(shù)資料
| 型號： | LMX2315MDA |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 1200 MHz, UUC |
| 封裝： | DIE |
| 文件頁數(shù)： | 7/25頁 |
| 文件大?。?/td> | 452K |
| 代理商： | LMX2315MDA |
Application Information
LOOP FILTER DESIGN
A block diagram of the basic phase locked loop is shown
TLW12339 – 29
FIGURE 1 Basic Charge Pump Phase Locked Loop
An example of a passive loop filter configuration including
the transfer function of the loop filter is shown in
Figure 2
TLW12339 – 30
Z(s) e
s (C2
R2) a 1
s2 (C1
C2 R2) a sC1 a sC2
FIGURE 2 2nd Order Passive Filter
Define the time constants which determine the pole and
zero frequencies of the filter transfer function by letting
T2 e R2
C2
(1a)
and
T1 e R2
C1
C2
C1 a C2
(1b)
The PLL linear model control circuit is shown along with the
open loop transfer function in
Figure 3 Using the phase
detector and VCO gain constants Kw and KVCO and the
loop filter transfer function Z(s)
the open loop Bode plot
can be calculated The loop bandwidth is shown on the
Bode plot (0p) as the point of unity gain The phase margin
is shown to be the difference between the phase at the unity
gain point and b180
TLW12339 – 32
Open Loop Gain e ii ie e H(s) G(s)
e
Kw Z(s) KVCO Ns
Closed Loop Gain e io ii e G(s) 1 a H(s) G(s)
TLW12339 – 31
FIGURE 3 Open Loop Transfer Function
Thus we can calculate the 3rd order PLL Open Loop Gain in
terms of frequency
G(s)
H(s)
ls e j 0 e
b
Kw
KVCO (1 a j0 T2)
02C1
N(1 a j0 T1)
T1
T2
(2)
From equation 2 we can see that the phase term will be
dependent on the single pole and zero such that
w
(0) e tanb1 (0
T2) b tanb1 (0 T1) a 180
(3)
By setting
dw
d0
e
T2
1 a (0
T2)2
b
T1
1 a (0
T1)2
e
0
(4)
we find the frequency point corresponding to the phase in-
flection point in terms of the filter time constants T1 and T2
This relationship is given in equation 5
0p e 1
0T2 T1
(5)
For the loop to be stable the unity gain point must occur
before the phase reaches b180 degrees We therefore
want the phase margin to be at a maximum when the magni-
tude of the open loop gain equals 1 Equation 2 then gives
C1 e
Kw
KVCO T1
0p2 N T2
(1 a j0p T2)
(1 a j0p T1)
(6)
http
www nationalcom
15
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMX2316MWC | PLL FREQUENCY SYNTHESIZER, 1200 MHz, UUC |
| LMX2316SLB | PLL FREQUENCY SYNTHESIZER, 1200 MHz, CQCC16 |
| LMX2321TMX | PLL FREQUENCY SYNTHESIZER, 2100 MHz, PDSO16 |
| LMX2324ATM | PLL FREQUENCY SYNTHESIZER, 2200 MHz, PDSO16 |
| LMX2364TMX/NOPB | PLL FREQUENCY SYNTHESIZER, 2600 MHz, PDSO24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMX2315TM | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:1.2 GHz Frequency Synthesizer for RF Personal Communications |
| LMX2315TMX | 功能描述:IC FREQ SYNTH 2.5GHZ 20-TSSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| LMX2316 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum⑩ Low Power Frequency Synthesizer for RF Personal Communications |
| LMX2316LBX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FREQUENCY SYNTHESIZER|BICMOS|LLCC|16PIN|PLASTIC |
| LMX2316SLBX | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum⑩ Low Power Frequency Synthesizer for RF Personal Communications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。