- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98001 > LMX2315MDA (NATIONAL SEMICONDUCTOR CORP) PLL FREQUENCY SYNTHESIZER, 1200 MHz, UUC PDF資料下載
參數(shù)資料
| 型號： | LMX2315MDA |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 1200 MHz, UUC |
| 封裝： | DIE |
| 文件頁數(shù)： | 12/25頁 |
| 文件大小： | 452K |
| 代理商： | LMX2315MDA |
Connection Diagrams
LMX2315LMX2320LMX2325
TLW12339 – 2
20-Lead (0173 Wide) Thin Shrink Small Outline Package (TM)
Order Number LMX2315TM LMX2315TMX LMX2325TM LMX2325TMX LMX2320TM or LMX2320TMX
See NS Package Number MTC20
Pin Descriptions
Pin No
Pin Name
IO
Description
1
OSCIN
I
Oscillator input A CMOS inverting gate input intended for connection to a crystal resonator for
operation as an oscillator The input has a VCC 2 input threshold and can be driven from an external
CMOS or TTL logic gate May also be used as a buffer for an externally provided reference oscillator
3
OSCOUT
O
Oscillator output
4VP
Power supply for charge pump Must be t VCC
5VCC
Power supply voltage input Input may range from 27V to 55V Bypass capacitors should be placed
as close as possible to this pin and be connected directly to the ground plane
6Do
O
Internal charge pump output For connection to a loop filter for driving the input of an external VCO
7
GND
Ground
8
LD
O
Lock detect Output provided to indicate when the VCO frequency is in ‘‘lock’’ When the loop is
locked the pin’s output is HIGH with narrow low pulses
10
fIN
I
Prescaler input Small signal input from the VCO
11
CLOCK
I
High impedance CMOS Clock input Data is clocked in on the rising edge into the various counters
and registers
13
DATA
I
Binary serial data input Data entered MSB first LSB is control bit High impedance CMOS input
14
LE
I
Load enable input (with internal pull-up resistor) When LE transitions HIGH data stored in the shift
registers is loaded into the appropriate latch (control bit dependent) Clock must be low when LE
toggles high or low See Serial Data Input Timing Diagram
15
FC
I
Phase control select (with internal pull-up resistor) When FC is LOW the polarity of the phase
comparator and charge pump combination is reversed
16
BISW
O
Analog switch output When LE is HIGH the analog switch is ON routing the internal charge pump
output through BISW (as well as through Do)
17
fOUT
O
Monitor pin of phase comparator input CMOS output
18
wp
O
Output for external charge pump wp is an open drain N-channel transistor and requires a pull-up
resistor
19
PWDN
I
Power Down (with internal pull-up resistor)
PWDN e HIGH for normal operation
PWDN e LOW for power saving
Power down function is gated by the return of the charge pump to a TRI-STATE condition
20
wr
O
Output for external charge pump wr is a CMOS logic output
2912
NC
No connect
http
www nationalcom
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMX2316MWC | PLL FREQUENCY SYNTHESIZER, 1200 MHz, UUC |
| LMX2316SLB | PLL FREQUENCY SYNTHESIZER, 1200 MHz, CQCC16 |
| LMX2321TMX | PLL FREQUENCY SYNTHESIZER, 2100 MHz, PDSO16 |
| LMX2324ATM | PLL FREQUENCY SYNTHESIZER, 2200 MHz, PDSO16 |
| LMX2364TMX/NOPB | PLL FREQUENCY SYNTHESIZER, 2600 MHz, PDSO24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMX2315TM | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:1.2 GHz Frequency Synthesizer for RF Personal Communications |
| LMX2315TMX | 功能描述:IC FREQ SYNTH 2.5GHZ 20-TSSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| LMX2316 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum⑩ Low Power Frequency Synthesizer for RF Personal Communications |
| LMX2316LBX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FREQUENCY SYNTHESIZER|BICMOS|LLCC|16PIN|PLASTIC |
| LMX2316SLBX | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum⑩ Low Power Frequency Synthesizer for RF Personal Communications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。