參數(shù)資料
型號(hào): LM9800
廠商: National Semiconductor Corporation
英文描述: 8-Bit Greyscale/24-Bit Color Linear CCD Sensor Processor
中文描述: 8位Greyscale/24-Bit彩色線陣CCD傳感器處理器
文件頁(yè)數(shù): 8/34頁(yè)
文件大?。?/td> 619K
代理商: LM9800
Pin Descriptions
(Continued)
V
TEST1
,
V
TEST2
Analog Inputs/Outputs. These pins are
used for testing the device during
manufacture and should be left
unconnected.
Configuration Register I/O
Digital Input. Serial Data Input pin.
Digital Output. Serial Data Output pin.
Digital Input. This is the serial data
clock, used to clock data in through SDI
and out through SDO. SCLK is
asynchronous to MCLK. Input data is
latched and output data is changed on
the rising edge of SCLK.
Digital Input. This is the Chip Select
signal for writing to the Configuration
Register through the serial interface.
This input must be low in order to
communicate with the Configuration
Register. This pin is used for serial I/O
only–it has no effect on any other
section of the chip.
Note: The SYNC
pin must be high to read or write
from the Configuration register.
General Digital I/O
Digital Input. This is the 20 MHz (typical)
master system clock.
Digital Input. A low-to-high transition on
this input begins a line scan operation.
The line scan operation terminates when
this input is taken low. A low-to-high
transition on this input will also reset the
serial I/O port to the Configuration
Register. The SYNC pin must be high to
read or write from the Configuration
register.
Digital Coefficient I/O
Digital Inputs. Correction Coefficient
Databus. This is the 7-bit data path for
the gain adjust PGA, used during line
scan.
Digital Output. This is the signal that is
used to clock the Gain coefficients into
the LM9800. Data is latched on the
rising edge of CCLK.
SDI
SDO
SCLK
CS
MCLK
SYNC
CD0 (LSB)–
CD6 (MSB)
CCLK
Digital Output I/O
Digital Outputs. Pixel Output Databus.
This data bus outputs the 8-bit digital
output data during line scan.
Digital Output. This is the End of
Conversion signal from the ADC
indicating that new pixel data is
available.
Digital Input. Taking this input low
places the data stored in the output
latch on the bus. When this input is high
the DD0–DD7 bus is in TRI-STATE.
Analog Power
This is the positive supply pin for the
analog supply. It should be connected to
a voltage source of +5V and bypassed
to AGND with a 0.1 μF monolithic
capacitor in parallel with a 10 μF
tantalum capacitor.
This is the ground return for the analog
supply.
Digital Power
This is the positive supply pin for the
digital supply. It should be connected to
a voltage source of +5V and bypassed
to DGND with a 0.1 μF monolithic
capacitor.
This is the ground return for the digital
supply.
This is the positive supply pin for the
digital supply for the LM9800’s I/O. It
should be connected to a voltage source
of +3V to +5V and bypassed to
DGND
(I/O)
with a 0.1 μF monolithic
capacitor. If the supply for this pin is
different than the supply for V
A
and V
D
,
it should also be bypassed with a 10 μF
tantalum capacitor.
This is the ground return for the digital
supply for the LM9800’s I/O.
DD0 (LSB)–
DD7 (MSB)
EOC
RD
V
A
AGND
V
D
DGND
V
D(I/O)
DGND
(I/O)
www.national.com
8
相關(guān)PDF資料
PDF描述
LM9800CCV 8-Bit Greyscale/24-Bit Color Linear CCD Sensor Processor
LM9811CCVF 10-Bit Greyscale/30-Bit Color Linear CCD Sensor Processor
LM9811 10-Bit Greyscale/30-Bit Color Linear CCD Sensor Processor
LM9811CCV 10-Bit Greyscale/30-Bit Color Linear CCD Sensor Processor
LM9831CCVJD LM9831 42-Bit Color, 1200dpi USB Image Scanner
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LM9800CCV 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit Greyscale/24-Bit Color Linear CCD Sensor Processor
LM9800CCVF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Special Function Video Processor
LM9801 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Greyscale/24-Bit Color Linear CCD Sensor Processor
LM9801CCV 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Greyscale/24-Bit Color Linear CCD Sensor Processor
LM9801CCVF 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Greyscale/24-Bit Color Linear CCD Sensor Processor