參數(shù)資料
型號: LM78CCVF-J
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: 模擬信號調(diào)理
英文描述: Microprocessor System Hardware Monitor
中文描述: SPECIALTY ANALOG CIRCUIT, PQFP44
封裝: 10 X 10 MM, PLASTIC, QFP-44
文件頁數(shù): 27/31頁
文件大小: 424K
代理商: LM78CCVF-J
Functional Description
(Continued)
13.7 SMI Mask Register 2—Address 44h
Power on default
<
7:0
>
= 00h
Bit
Name
Read/
Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Description
0
1
2
3
4
5
6
7
IN4
-IN5
-IN6
FAN3
Chassis Intrusion
FIFO Overflow
SMI__IN
RESET Enable
A one disables the corresponding interrupt status bit for SMI interrupt.
A one disables the corresponding interrupt status bit for SMI interrupt.
A one disables the corresponding interrupt status bit for SMI interrupt.
A one disables the corresponding interrupt status bit for SMI interrupt.
A one disables the corresponding interrupt status bit for SMI interrupt.
A one disables the corresponding interrupt status bit for SMI interrupt.
A one disables the corresponding interrupt status bit for SMI interrupt.
<
7
>
= 1 in SMI Mask Register 2 enables the RESET in the Configuration Register.
13.8 NMI Mask Register 1—Address 45h
Power on default
<
7:0
>
= 00h
Bit
Name
Read/
Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Description
0
1
2
3
4
5
6
7
IN0
IN1
IN2
IN3
Temperature
BTI
FAN1
FAN2
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
13.9 NMI Mask Register 2—Address 46h
Power on
<
7:0
>
= 01000000 binary
Bit
Name
Read/
Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Description
0
1
2
3
4
5
6
IN4
-IN5
-IN6
FAN3
Chassis Intrusion
FIFO Overflow
SMI__IN
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
A one disables the corresponding interrupt status bit for NMI/IRQ interrupt.
Note:
The Power on default is
1
for this bit.
A one outputs a minimum 20 ms active low pulse on the Chassis Intrusion pin. The
register bit self clears after the pulse has been output.
7
Chassis Clear
Read/Write
L
www.national.com
27
相關(guān)PDF資料
PDF描述
LM79CCVF Microprocessor System Hardware Monitor
LM79
LM81CIMTX-32 Serial Interface ACPI-Compatible Microprocessor System
LM81 Serial Interface ACPI-Compatible Microprocessor System
LM81CIMT-31 Serial Interface ACPI-Compatible Microprocessor System
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LM78D05A 制造商:CYSTEKEC 制造商全稱:Cystech Electonics Corp. 功能描述:Three Terminal Positive Voltage Regulators
LM78D05AJ3 制造商:CYSTEKEC 制造商全稱:Cystech Electonics Corp. 功能描述:Three Terminal Positive Voltage Regulators
LM78D05B 制造商:CYSTEKEC 制造商全稱:Cystech Electonics Corp. 功能描述:Three Terminal Positive Voltage Regulators
LM78D05BJ3 制造商:CYSTEKEC 制造商全稱:Cystech Electonics Corp. 功能描述:Three Terminal Positive Voltage Regulators
LM78D05XJ3 制造商:CYSTEKEC 制造商全稱:Cystech Electonics Corp. 功能描述:Three Terminal Positive Voltage Regulators