- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358816 > LM2324TMX (NATIONAL SEMICONDUCTOR CORP) PLLatinum⑩ 2.0 GHz Frequency Synthesizer for RF Personal Communications PDF資料下載
參數(shù)資料
| 型號： | LM2324TMX |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | PLLatinum⑩ 2.0 GHz Frequency Synthesizer for RF Personal Communications |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 2200 MHz, PDSO16 |
| 封裝： | TSSOP-16 |
| 文件頁數(shù)： | 9/12頁 |
| 文件大?。?/td> | 157K |
| 代理商： | LM2324TMX |
2.0 Programming Description
(Continued)
2.3.4.1 Control Word Truth Table
CE
1
1
1
1
0
CNT_RST
0
0
1
1
X
PWDN
0
1
0
1
X
Function
Normal Operation
Synchronous Powerdown
Counter Reset
Asynchronous Powerdown
Asynchronous Powerdown
Notes:
X denotes don’t care.
The
Counter Reset
enable bit when activated allows the reset of both N and R counters. Upon powering up the N counter re-
sumes counting in “close” alignment with the R counter. (The maximum error is one prescaler cycle).
Both synchronous and asynchronous
power down
modes are available with the LMX2324 to be able to adapt to different types
of applications. The MICROWIRE control register remains active and capable of loading and latching in data during all of the pow-
erdown modes.
Synchronous Power down Mode
The PLL loops can be synchronously powered down by setting the counter reset mode bit to LOW (N[1] = 0) and its power down
mode bit to HIGH (N[0] = 1). The power down function is gated by the charge pump. Once the power down mode and counter
reset mode bits are loaded, the part will go into power down mode upon the completion of a charge pump pulse event.
Asynchronous Power down Mode
The PLL loops can be asynchronously powered down by setting the counter reset mode bit to HIGH (N[1] = 1) and its power down
mode bit to HIGH (N[0] = 1), or by setting CE pin LOW. The power down function is NOT gated by the charge pump. Once the
power down and counter reset mode bits are loaded, the part will go into power down mode immediately.
The R and N counters are disabled and held at load point during the synchronous and asynchronous power down modes. This
will allow a smooth acquisition of the RF signal when the PLL is programmed to power up. Upon powering up, both R and N
counters will start at the ‘zero’ state, and the relationship between R and N will not be random.
Serial Data Input Timing
DS101030-5
Notes:
Parenthesis data indicates programmable reference divider data.
Data shifted into register on clock rising edge.
Data is shifted in MSB first.
Th V
CC
/2. The test waveform has an edge rate of 0.6 V/ns with
Test Conditions:
CC
= 2.7V and 3.3V
@
V
CC
= 5.5V.
L
www.national.com
9
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LM234Z-3 | 3-Terminal Adjustable Current Sources |
| LM234Z | CAP FILM MKP 1UF 440VAC X1 20% |
| LM234D | THREE TERMINAL ADJUSTABLE CURRENT SOURCES |
| LM234Z-6 | LED 2MM QUAD GREEN |
| LM236 | 2.5-V INTEGRATED REFERENCE CIRCUITS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LM2326 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum⑩ Low Power Frequency Synthesizer for RF Personal Communications |
| LM2326SLBX | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum⑩ Low Power Frequency Synthesizer for RF Personal Communications |
| LM233-155.52M | 制造商:CONNOR-WINFIELD 制造商全稱:Connor-Winfield Corporation 功能描述:5.0x7.0mm Surface Mount LVDS Clock Oscillator Series |
| LM2332-9 | 制造商:Power-One 功能描述:100W, AC/DC, RUGGED - Bulk |
| LM2335 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum⑩ Low Power Dual Frequency Synthesizer for RF Personal Communications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。