參數(shù)資料
型號(hào)： LFX125C-3F900I
廠商： Lattice Semiconductor Corporation
英文描述： The ispXPGA architecture
中文描述： 在ispXPGA架構(gòu)
文件頁(yè)數(shù)： 27/89頁(yè)
文件大?。?/td> 941K
代理商： LFX125C-3F900I
Lattice Semiconductor
ispXPGA Family Data Sheet
27
ispXPGA PFU Timing Parameters
Over Recommended Operating Conditions
Parameter
Description
-4
-3
Units
Min.
Max.
Min.
Max.
Functional Delays
LUTs
t
LUT4
t
LUT5
t
LUT6
Shift Register (LUT)
4-Input LUT Delay
—
0.44
—
0.51
ns
5-Input LUT Delay
—
0.79
—
0.91
ns
6-Input LUT Delay
—
0.93
—
1.07
ns
t
LSR_S
t
LSR_H
t
LSR_CO
Arithmetic Functions
Shift Register Setup Time
-0.62
—
-0.53
—
ns
Shift Register Hold Time
0.63
—
0.72
—
ns
Shift Register Clock to Output Delay
—
0.75
—
0.86
ns
t
LCTHRUR
MC (Macro Cell) Carry In to MC Carry Out Delay (Rip-
ple)
—
0.09
—
0.10
ns
t
LCTHRUL
t
LSTHRU
t
LSINCOUT
t
LCINSOUTR
t
LCINSOUTL
Feed-thru
1
MC Carry In to MC Carry Out Delay (Look Ahead)
—
0.05
—
0.06
ns
MC Sum In to MC Sum Out Delay
—
0.45
—
0.52
ns
MC Sum In to MC Carry Out Delay
—
0.31
—
0.36
ns
MC Carry In to MC Sum Out Delay (Ripple)
—
0.39
—
0.45
ns
MC Carry In to MC Sum Out Delay (Look Ahead)
—
0.28
—
0.32
ns
t
LFT
Distributed RAM
PFU Feed-Thru Delay
—
0.16
—
0.18
ns
t
LRAM_CO
t
LRAMAD_S
t
LRAMD_S
t
LRAMWE_S
t
LRAMAD_H
t
LRAMD_H
t
LRAMWE_H
t
LRAMCPW
t
LRAMADO
Register/Latch Delays
Registers
Clock to RAM Output
—
1.33
—
1.53
ns
Address Setup Time
-0.40
—
-0.34
—
ns
Data Setup Time
0.22
—
0.25
—
ns
Write Enable Setup Time
0.46
—
0.53
—
ns
Address Hold Time
0.60
—
0.69
—
ns
Data Hold Time
0.11
—
0.13
—
ns
Write Enable Hold Time
0.12
—
0.14
—
ns
Clock Pulse Width (High or Low)
3.00
—
3.45
—
ns
Address to Output Delay
—
0.93
—
1.07
ns
t
L_CO
t
L_S
t
L_H
t
LCE_S
t
LCE_H
Latches
Register Clock to Output Delay
—
0.62
—
0.71
ns
Register Setup Time (Data before Clock)
0.14
—
0.16
—
ns
Register Hold Time (Data after Clock)
-0.12
—
-0.10
—
ns
Register Clock Enable Setup Time
-0.11
—
-0.09
—
ns
Register Clock Enable Hold Time
0.11
—
0.13
—
ns
t
L_GO
t
LL_S
t
LL_H
t
LLPD
Latch Gate to Output Delay
—
0.10
—
0.12
ns
Latch Setup Time
0.14
—
0.16
—
ns
Latch Hold Time
-0.12
—
-0.10
—
ns
Latch Propagation Delay (Transparent Mode)
—
0.10
—
0.12
ns
相關(guān)PDF資料
PDF描述
LFX125C-4F900I The ispXPGA architecture
LFX200B-3F900I The ispXPGA architecture
LFX1200B-03F900C The ispXPGA architecture
LFX200C-3F900C The ispXPGA architecture
LFX200C-3F900I The ispXPGA architecture
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LFX125C-3FE680C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ispXPGA Family
LFX125C-3FE680I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ispXPGA Family
LFX125C-3FH516C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ispXPGA Family
LFX125C-3FH516I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ispXPGA Family
LFX125C-3FN256C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ispXPGA Family
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*