參數(shù)資料
型號: LFEC3E-4TN100I
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 132/163頁
文件大?。?/td> 0K
描述: IC FPGA 3.1KLUTS 100TQFP
標準包裝: 90
系列: EC
邏輯元件/單元數(shù): 3100
RAM 位總計: 56320
輸入/輸出數(shù): 67
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 100-LQFP
供應商設備封裝: 100-TQFP(14x14)
4-4
Pinout Information
LatticeECP/EC Family Data Sheet
Pin Information Summary
LFEC1
LFEC3
LFECP6/EC6
LFECP/EC10
Pin Type
100-
TQFP
144-
TQFP
208-
PQFP
100-
TQFP
144-
TQFP
208-
PQFP
256-
fpBGA
144-
TQFP
208-
PQFP
256-
fpBGA
484-
fpBGA
208-
PQFP
256-
fpBGA
484-
fpBGA
Single Ended User
I/O
67
97
112
67
97
145
160
97
147
195
224
147
195
288
Differential Pair User
I/O
29
46
56
29
46
72
80
46
72
97
112
72
97
144
Configu-
ration
Dedicated
13
Muxed
48
56
TAP
5
555
5
Dedicated (total
without supplies)
80
110
160
80
110
160
208
110
160
208
373
160
208
373
VCC
2
3
2
3
10
4
10
20
6
10
20
VCCAUX
2
4
2
4
2
12
4
2
12
VCCPLL
0
000
0
VCCIO
Bank0
1
2
1
2
3
2
3
2
4
3
2
4
Bank1
1
2
1
2
4
2
4
Bank2
1
2
1
2
4
2
4
Bank3
1
2
1
2
4
2
4
Bank4
1
2
1
2
4
2
4
Bank5
1
2
1
2
3
2
4
3
2
4
Bank6
1
2
1
2
4
2
4
Bank7
1
2
1
2
4
2
4
GND, GND0-GND7
8
13
8
13
16
20
14
18
20
44
20
44
NC
0
2
51
0
2
9
35
0
4
0
139
0
75
Single
Ended/
Differen-
tial I/O
Pair per
Bank
Bank 0
11/5
14/7
16/8
11/5
14/7
26/13 32/16
14/7
26/13 32/16
32/16 26/13 32/16 48/24
Bank 1
11/5
13/6
16/8
11/5
13/6
16/8
13/6
17/8
18/9
32/16
17/8
18/9
32/16
Bank 2
3/1
8/4
3/1
8/4
14/7
16/8
8/4
14/7
16/8
14/7
16/8
32/16
Bank 3
8/4
13/6
16/8
8/4
13/6
16/8
13/6
16/8
32/16
16/8
32/16 32/16
Bank 4
12/4
14/6
16/8
12/4
14/6
16/8
14/6
17/8
32/16
17/8
32/16
Bank 5
9/4
13/6
16/8
9/4
13/6
26/13 32/16
13/6
26/13 32/16
32/16 26/13 32/16 48/24
Bank 6
5/2
14/7
16/8
5/2
14/7
16/8
14/7
16/8
32/16
16/8
32/16 32/16
Bank 7
8/4
15/7
16/8
8/4
15/7
16/8
15/7
16/8
32/16
VCCJ
1
111
1
Note: During configuration the user-programmable I/Os are tri-stated with an internal pull-up resistor enabled. If any pin is not used (or not
bonded to a package pin), it is also tri-stated with an internal pull-up resistor enabled after configuration.
相關PDF資料
PDF描述
HSM43DSEF CONN EDGECARD 86POS .156 EYELET
HMM43DSEF CONN EDGECARD 86POS .156 EYELET
HSM43DRTF CONN EDGECARD 86POS DIP .156 SLD
HMM43DRTF CONN EDGECARD 86POS DIP .156 SLD
AMM22DRST CONN EDGECARD 44POS DIP .156 SLD
相關代理商/技術參數(shù)
參數(shù)描述
LFEC3E-4TN144C 功能描述:FPGA - 現(xiàn)場可編程門陣列 3.1K LUTs Pb-Free RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC3E-4TN144I 功能描述:FPGA - 現(xiàn)場可編程門陣列 3.1K LUTs 97 IO 1.2V -4 Spd I RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC3E-5F256C 功能描述:FPGA - 現(xiàn)場可編程門陣列 3.1K LUTs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC3E-5F256CES 功能描述:FPGA - 現(xiàn)場可編程門陣列 3.1 LUT 160 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC3E-5F256I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet