Figure 3-12. sysCONFIG Parallel Port Read Cycle Figure 3-13. sysCONFIG" />
參數(shù)資料
型號(hào): LFEC20E-5F672C
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 123/163頁
文件大?。?/td> 0K
描述: IC FPGA 19.7KLUTS 400I/O 672-BGA
標(biāo)準(zhǔn)包裝: 40
系列: EC
邏輯元件/單元數(shù): 19700
RAM 位總計(jì): 434176
輸入/輸出數(shù): 400
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 672-BBGA
供應(yīng)商設(shè)備封裝: 672-FPBGA(27x27)
其它名稱: 220-1288
LFEC20E-5F672C-ND
3-26
DC and Switching Characteristics
LatticeECP/EC Family Data Sheet
Figure 3-12. sysCONFIG Parallel Port Read Cycle
Figure 3-13. sysCONFIG Parallel Port Write Cycle
CCLK
1
CS1N
CSN
WRITEN
BUSY
D[0:7]
t
SUCS
t
HCS
t
SUWD
t
CORD
t
DCB
t
HWD
t
BSCYC
t
BSCH
t
BSCL
1. In Master Parallel Mode the FPGA provides CCLK. In Slave Parallel Mode the external device provides CCLK.
Byte 0
Byte 1
Byte 2
Byte n
CCLK
1
CS1N
CSN
WRITEN
BUSY
D[0:7]
t
SUCS
t
HCS
t
SUWD
t
HCBDI
t
DCB
t
HWD
t
BSCYC
t
BSCH
t
BSCL
t
SUCBDI
Byte 0
Byte 1
Byte 2
Byte n
1. In Master Parallel Mode the FPGA provides CCLK. In Slave Parallel Mode the external device provides CCLK.
相關(guān)PDF資料
PDF描述
RBC05DRTN CONN EDGECARD 10POS DIP .100 SLD
LFEC20E-5F484C IC FPGA 19.7KLUTS 360I/O 484-BGA
A562K20X7RL5UAA CAP CER 5600PF 500V X7R AXIAL
T491X106M050AT CAP TANT 10UF 50V 20% 2917
TPSD227M006R0125 CAP TANT 220UF 6.3V 20% 2917
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LFEC20E-5F672I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-5F900C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-5F900I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-5FN256C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-5FN256I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet