![](http://datasheet.mmic.net.cn/330000/LF3338_datasheet_16422811/LF3338_3.png)
DEVICES INCORPORATED
Video Imaging Products
3
LF3338
8-Bit Vertical Digital Image Filter
04/06/1999–LDS.3338-B
SIGNAL DEFINITIONS
Power
V
CC
and GND
+3.3 V power supply. All pins must be
connected.
Clock
CLK — Master Clock
The rising edge of CLK strobes all
enabled registers
.
Inputs
DIN
7-0
— Data Input
DIN
7-0
is the 8-bit registered data input
port. Data is latched on the rising edge
of CLK.
VB
7-0
— Field Filtering Data Input
VB
7-0
is the 8-bit registered data input
port used only when implementing
Odd and Even Field Filtering (see
Functional Description section for a full
discussion). Data is latched on the
rising edge of CLK.
CF
11-0
— Coefficient Input
CF
11-0
is used to load data into the
coefficient banks and configuration/
control registers. Data present on
CF
11-0
is latched into the LF Interface
TM
on the rising edge of CLK when LD is
LOW (see the LF Interface
TM
section for
a full discussion).
CA
7-0
— Coefficient Address
CA
7-0
determines which row of data in
the coefficient banks is fed to the
multipliers. CA
7-0
is latched into the
Coefficient Address Register on the
rising edge of CLK when CEN is LOW.
Outputs
DOUT
15-0
— Data Output
DOUT
15-0
is the 16-bit registered data
output port.
COUT
7-0
— Cascade Data Output
COUT
7-0
is a 8-bit cascade output
port. COUT
7-0
on one device
should be connected to DIN
7-0
of
another LF3338.
Controls
LD — Coefficient Load
When LD is LOW, data on CF
11-0
is latched into the LF Interface
TM
on the rising edge of CLK. When
LD is HIGH, data can not be
latched into the LF Interface
TM
.
When enabling the LF Interface
TM
for data input, a HIGH to LOW
transition of LD is required in
order for the input circuitry to
function properly. Therefore, LD
must be set HIGH immediately
after power up to ensure proper
operation of the input circuitry
(see the LF Interface
TM
section for
a full discussion).
PAUSE — LF Interface
TM
Pause
When PAUSE is HIGH, the LF
Interface
TM
loading sequence is halted
until PAUSE is returned to a LOW
state. This effectively allows the user
to load coefficients and control
registers at a slower rate than the
master clock (see the LF Interface
TM
section for a full discussion).
CEN
— Coefficient Address Enable
When CEN is LOW, data on CA
7-0
is
latched into the Coefficient Address
Register on the rising edge of CLK.
When CEN is HIGH, data on CA
7-0
is
not latched and the register’s contents
will not be changed.
F
IGURE
2.
I
NPUT
F
ORMATS
7
6
2
6
5
2
5
2
2
2
1
2
1
0
2
0
–2
7
(Sign)
11 10 9
–2
0
(Sign)
2
1
0
2
–1
2
–2
2
–9
2
–10
2
–11
Input Data
Coefficient Data
F
IGURE
3. A
CCUMULATOR
F
ORMAT
31 30 29
–2
16
(Sign)
2
1
0
2
15
2
14
2
–13
2
–14
2
–15
Accumulator Output
T
ABLE
1.
O
UTPUT
F
ORMATS
SLCT
4-0
S
15
S
14
S
13
· · ·
· · ·
· · ·
· · ·
S
8
S
7
· · ·
· · ·
· · ·
· · ·
S
2
S
1
S
0
00000
F
15
F
14
F
13
F
8
F
7
F
2
F
1
F
0
00001
F
16
F
15
F
14
F
9
F
8
F
3
F
2
F
1
00010
·
·
·
F
17
·
·
·
F
16
·
·
·
F
15
·
·
·
F
10
·
·
·
F
9
·
·
·
F
4
·
·
·
F
3
·
·
·
F
2
·
·
·
01110
F
29
F
28
F
27
· · ·
· · ·
· · ·
F
22
F
21
· · ·
· · ·
· · ·
F
16
F
15
F
14
01111
F
30
F
29
F
28
F
23
F
22
F
17
F
16
F
15
10000
F
31
F
30
F
29
F
24
F
23
F
18
F
17
F
16