- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377624 > LF3320 (Logic Devices Incorporated) Horizontal Digital Image Filter(水平數(shù)字圖像濾波器) PDF資料下載
參數(shù)資料
| 型號(hào)： | LF3320 |
| 廠商： | Logic Devices Incorporated |
| 英文描述： | Horizontal Digital Image Filter(水平數(shù)字圖像濾波器) |
| 中文描述： | 臥式數(shù)字圖像過濾器（水平數(shù)字圖像濾波器） |
| 文件頁數(shù)： | 8/24頁 |
| 文件大?。?/td> | 575K |
| 代理商： | LF3320 |
DEVICES INCORPORATED
LF3320
Horizontal Digital Image Filter
2-8
08/16/2000
–
LDS.3320-N
Video Imaging Products
28 clock cycles from the first data
input, DIN
15-0
; device latency for the
first result is 11 clock cycles
(11+17 = 28). The result will appear at
the corresponding filter output,
DOUT
15-0
. Subsequently, for both dual
and single filter mode configurations,
the sum of products will continue to
appear every clock cycle thereafter
until the matrix dimension has been
realized. The total pipeline latency for
a complete [8x8][8x1] matrix-vector
operation is 26 clock cycles and the
total pipeline latency for a complete
[16x16][16x1] matrix-vector operation
is 43 clock cycles. Therefore, to process
two square matrices simultaneoulsy, of
size N=8, a total of 73 clock cycles are
all that is required. Similarly, to
process a single square matrix, of size
N=16, a total of 283 clock cycles are
required.
Once again, the timing diagrams (see
Figure 8 and 9) will assume that the
Configuration Registers, the coefficient
sets, and the data values have been
loaded. The corresponding timing
diagram loading sequence for the
coefficient banks and
Configuration/ Control registers are
included in the LF3320 data sheets
(Figure 11 and Figure 12 respectively).
Further reference to timing diagram
loading sequence for the RSL registers
are also included in the device data
sheet (Figure 15, Figure 14, and Figure
13). The Filter A and Filter B
LF Interface
TM
are used to load data
into the Filter A and Filter B Configura-
tion Registers and coefficient banks.
The Matrix Multiplication Mode is
valid in the Double Wide
Data/ Coefficient Mode. However,
there are some special considerations
when this mode is desired. The
LF3320 must be configured for single
filter mode only, for a maximum (8x8)
matrix. The user must disable the
cascaded filter mode, the accumulator
access mode, and the data reversal
(see Table 7).
Double Wide Data/Coefficient Mode
F
IGURE
9. S
INGLE
F
ILTER
, M
ATRIX
M
ULTIPLY
T
IMING
S
EQUENCE
DIN
11-0
I/D
REGISTERS
FILTER
A
FILTER
B
DOUT
15-0
I/D
REGISTERS
R.S.L.
CIRCUIT
12
16
SCALE
RIN
11-0
12
F
IGURE
10. D
OUBLE
W
IDE
D
ATA
/C
OEFFICIENT
M
ODE
CLK
DIN
11-0
RIN
11-0
CAB
7-0
CENA / CENB
1
2
DATA SET 0
CF
00
CAA
7-0
3
CF
01
CF
02
CF
0A
SHENA / SHENB
*
**
***
11 Clocks - First Output of First Data/Coefficient Set
16 Clocks - End of First Data/Coefficient Set
26 Clocks - Final Output of First Data/Coefficient Set
1 Data Set with 16 Coefficient Sets
CF
0B
CF
0C
CF
0D
DATA SET 0
DOUT
15-0
OUT
0
OUT
1
11*
12
13
14
CF
0E
16**
OUT
15
26***
OUT
2
OUT
3
OUT
4
OUT
5
CF
0F
OUT
6
CF
10
15
17
TXFRA/ TXFRB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LF3320QC12 | Horizontal Digital Image Filter |
| LF3320QC15 | Horizontal Digital Image Filter |
| LF3330 | Vertical Digital Image Filter(垂直數(shù)字圖像濾波器) |
| LF3338 | 8-Bit Vertical Digital Image Filter(8位垂直數(shù)字圖像濾波器) |
| LF3338QC12 | 8-Bit Vertical Digital Image Filter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LF3320QC12 | 制造商:LOGIC 制造商全稱:LOGIC 功能描述:Horizontal Digital Image Filter |
| LF3320QC15 | 制造商:LOGIC 制造商全稱:LOGIC 功能描述:Horizontal Digital Image Filter |
| LF3320QC18 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter |
| LF3320QC25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter |
| LF3321 | 制造商:LOGIC 制造商全稱:LOGIC 功能描述:Horizontal Digital Image Filter Improved Performance |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。