參數(shù)資料
型號: LF3320
廠商: Logic Devices Incorporated
英文描述: Horizontal Digital Image Filter(水平數(shù)字圖像濾波器)
中文描述: 臥式數(shù)字圖像過濾器(水平數(shù)字圖像濾波器)
文件頁數(shù): 16/24頁
文件大小: 575K
代理商: LF3320
DEVICES INCORPORATED
LF3320
Horizontal Digital Image Filter
2-16
08/16/2000
LDS.3320-N
Video Imaging Products
of loading data into Filter B limit
register 7. Data value 3B60H is loaded
as the lower limit and 72A4H is loaded
as the upper limit.
It takes 9S clock cycles to load S
coefficient sets into the device. There-
fore, it takes 2304 clock cycles to load
all 256 coefficient sets. Assuming an
83 MHz clock rate, all 256 coefficient
sets can be updated in less than 27.7 μs,
which is well within vertical blanking
time. It takes 5S clock cycles to load S
round or limit registers. Therefore, it
takes 320 clock cycles to update all
round and limit registers (both Filters A
and B). Assuming an 83 MHz clock
rate, all Filter A and B round/ limit
registers can be updated in 3.84 μs.
ADDR
1
COEF
0
COEF
1
COEFFICIENT SET 1
CLK
LDA/LDB
CFA/CFB
11-0
W1
W1: Coefficient Set 1 written to coefficient banks during this clock cycle.
PAUSEA/PAUSEB
COEF
7
F
IGURE
19. C
OEFFICIENT
B
ANK
L
OADING
S
EQUENCE
WITH
PAUSE I
MPLEMENTATION
The coefficient banks and
Configuration/ Control registers are not
loaded with data until all data values
for the specified address are loaded into
the LF Interface
TM
. In other words, the
coefficient banks are not written to until
all eight coefficients have been loaded
into the LF Interface
TM
. A round register is
not written to until all four data values
are loaded.
F
IGURE
18. C
ONFIGURATION
/C
ONTROL
R
EGISTER
L
OADING
S
EQUENCE
ADDR
1
COEF
0
COEF
7
ADDR
2
COEF
0
COEF
7
ADDR
3
COEF
0
COEF
7
COEFFICIENT SET 1
COEFFICIENT SET 2
COEFFICIENT SET 3
CLK
LDA/LDB
CFA/CFB
11-0
W1
W1: Coefficient Set 1 written to coefficient banks during this clock cycle.
W2: Coefficient Set 2 written to coefficient banks during this clock cycle.
W3: Coefficient Set 3 written to coefficient banks during this clock cycle.
W2
W3
F
IGURE
17. C
OEFFICIENT
B
ANK
L
OADING
S
EQUENCE
ADDR
1
DATA
1
ADDR
3
DATA
4
CONFIG REG
ROUND REGISTER
LIMIT REGISTER
CLK
LDA/LDB
CFA/CFB
11-0
W2
W1: Configuration Register loaded with new data on this rising clock edge.
W2: Select Register loaded with new data on this rising clock edge.
W3: Round Register loaded with new data on this rising clock edge.
W4: Limit Register loaded with new data on this rising clock edge.
W3
W4
DATA
1
DATA
3
DATA
2
ADDR
4
DATA
2
DATA
1
SELECT REG
ADDR
2
DATA
1
W1
DATA
4
DATA
3
相關PDF資料
PDF描述
LF3320QC12 Horizontal Digital Image Filter
LF3320QC15 Horizontal Digital Image Filter
LF3330 Vertical Digital Image Filter(垂直數(shù)字圖像濾波器)
LF3338 8-Bit Vertical Digital Image Filter(8位垂直數(shù)字圖像濾波器)
LF3338QC12 8-Bit Vertical Digital Image Filter
相關代理商/技術參數(shù)
參數(shù)描述
LF3320QC12 制造商:LOGIC 制造商全稱:LOGIC 功能描述:Horizontal Digital Image Filter
LF3320QC15 制造商:LOGIC 制造商全稱:LOGIC 功能描述:Horizontal Digital Image Filter
LF3320QC18 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter
LF3320QC25 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter
LF3321 制造商:LOGIC 制造商全稱:LOGIC 功能描述:Horizontal Digital Image Filter Improved Performance