Errors
1. ERROR pin: This pin goes high when there are errors in the input data or when the PLL circuit is unlocked. When
data demodulation returns to normal, the high level is held for about 200 to 300 ms and then the ERROR pin goes
low. This time is inversely proportional to the fs of the input data.
2. Data processing when an error occurs: The table lists the data processing performed when an error occurs.
Note: Preamble detection is used to recognize PLL lock errors.
Analog Source Mode
The LC8903 and LC8903Q switch to analog source in the following two cases.
1. When analog source mode is selected by the data sent over the microprocessor interface
2. When there is no signal on the input pin selected for data demodulation
In analog source mode, the clock that runs the whole system is supplied by the crystal oscillator clock and the PLL
circuit and data demodulation are stopped. The BCLK, LRCK, CLK, OUT1 and CLKOUT2 clocks are output.
The output pins function as follows in analog source mode.
DOUT1, V/DOUT2
Data specified through the microprocessor interface is output.
ERROR
The lock error state high level is output.
SUB1, SUB2
The “#1” lock error state code is output.
DATAOUT
The lock error state low level is output.
EMPHA, V flag
The lock error state low level is output.
Microprocessor interface codes
Input codes: The code values set through the microprocessor interface are retained.
Output codes: Values identical to those for a PLL lock error are output.
Crystal Oscillator
1. The presence or absence of data is determined by an internal detection circuit. This circuit operates on either the
VCO or the crystal oscillator clock. When power is first applied, the clock is supplied from the VCO, and the
LC8903 and LC8903Q switch to the crystal oscillator if a no data state is detected. Here, if a clock signal was not
supplied from the crystal oscillator after a no data state is detected, the whole system would stop and remain in the
stopped state, since the detection circuit would not operate even if data were supplied.
2. The XIN and XOUT pins include a built-in oscillator amplifier circuit, and take on the following states when a
crystal oscillator is connected.
Note:
*
The XIN pin is pulled-up internally when the LC8903/Q is in the data present state.
No. 4542-12/15
LC8903, 8903Q
Error Type
Audio Output Data
FS Output Code
V Flag
Up to 8 consecutive parity errors
Previous data value output
Retained
Output
Nine or more consecutive
parity errors
Data with the value zero is output.
Retained
Output
PLL lock error
Data with the value zero is output.
Data is cleared and the “#1” state is
indicated.
Cleared, and a low level output.
Pin
Data Present
*
Data Absent
XIN
High
Accepts crystal oscillator input.
XOUT
Low
Outputs the inverted state of the XIN pin.