![](http://datasheet.mmic.net.cn/220000/LC72P366_datasheet_15479641/LC72P366_10.png)
No. 5544-10/14
LC72P366
Usage Notes
The LC72P366 is provided for use in initial shipments of products designed to use the Sanyo LC72358N, LC72362N, or
LC72366. Keep the following points in mind when using this product.
Differences between the LC72P366 and the LC72358N, LC72362N, and LC72366
ROM ordering procedure when using Sanyo’s for-fee PROM programming service
— When ordering one-time programmable versions and mask versions at the same time:
The customer must provide the mask ROM version program, the mask ROM version order forms, and the one-time
programmable version order forms.
— When order just the one-time programmable version:
The customer must provide the one-time programmable version program and the one-time programmable version
order forms.
Parameter
LC72P366
LC72358N, 72362N, 72366
Operating temperature
–30 to +70C
–40 to +85C
Minimum 4.0 V
Minimum 3.5 V
CPU operating voltage
Typical
Typical
Maximum 5.5 V
Maximum 5.5 V
Minimum 3.0 V
Minimum 2.7 V
Power down detection voltage (VDET)
Typical 3.5 V
Typical 3.0 V
Maximum 4.0 V
Maximum 3.3 V
Continued from preceding page.
Pin No.
Symbol
I/O
I/O type
Function
44
43
42
41
40 to
33
32
79
2
PN0/BEEP
PN1
PN2
PN3
PO0 to PO3
PP0 to PP3
PQ0
TEST1
TEST2
O
O
I/O
CMOS push-pull
CMOS push-pull
CMOS push-pull
General-purpose output port/BEEP tone shared-function output pins
The BEEP instruction switches between the general-purpose output port and BEEP tone
functions.
General-purpose output port usage
The BEEP instruction with b3 = 0 sets up the general-purpose output port function.
Pins PN1 to PN3 are general-purpose output-only pins.
BEEP output usage
The BEEP instruction with b3 = 1 sets up BEEP output.
The BEEP instruction bits b0, b1 and b2 sets the frequency.
When set up as the BEEP port, executing an output instruction will set the internal latch
data but has no influence on the output.
These pins go to the output high-impedance state in clock stop mode.
These pins go to the output high-impedance state during the power-on reset and hold that
state until an output instruction is executed.
Output-only ports
These pins go to the output high-impedance state in clock stop mode.
These pins go to the output high-impedance state during the power-on reset and hold that
state until an output instruction is executed.
General-purpose I/O ports
The IOS instruction is used to specify input or output.
The OUTR and INR instructions are used for output and input.
The bit set, reset and test instruction cannot be used.
In clock stop mode input is disabled and these pins go to the high impedance state.
During the power-on reset, these pins function as general-purpose input ports.
LSI test pins
These pins must be either left open or connected to ground.