- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358760 > LC72710LW (Sanyo Electric Co.,Ltd.) Mobile FM Multiplex Broadcast (DARC) Receiver IC with On-Chip VICS Decoder(移動FM多路廣播接收器芯片帶片上VICS譯碼器) PDF資料下載
參數(shù)資料
| 型號： | LC72710LW |
| 廠商： | Sanyo Electric Co.,Ltd. |
| 英文描述： | Mobile FM Multiplex Broadcast (DARC) Receiver IC with On-Chip VICS Decoder(移動FM多路廣播接收器芯片帶片上VICS譯碼器) |
| 中文描述： | 移動調(diào)頻多路廣播（DARC）接收器集成電路片VICS解碼器（移動調(diào)頻多路廣播接收器芯片帶片上VICS譯碼器） |
| 文件頁數(shù)： | 5/33頁 |
| 文件大?。?/td> | 168K |
| 代理商： | LC72710LW |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
No. 6166-5/33
LC72710W, 72710LW
[LC72710LW]
Allowable Operating Ranges: Parallel Interface
at Ta = –40 to +85°C, V
SS
= 0 V
Notes:
Application designs must take the RDY signal output delay into consideration if the RDY signal is used as the CPU bus wait signal.
When the RDY signal is used, the “RD low-level width” and the “Corrected output RD width” values express the basic timing (excluding the wait
time) settings for the CPU bus.
If the RDY signal is not used, (that is, if no wait states are inserted) the value of the “RD low-level width“ will be 280 ns (minimum).
Parameter
Symbol
Conditions
Ratings
Unit
min
typ
max
Address to RD setup
t
SARD
t
HARD
t
WRDL
1
t
WRDL
2
t
CYRD
t
WRDY
t
RDH
t
SAWR
t
HAWR
t
CYWR
t
WWRL
t
WDH
t
DRDY
A0/CL, A1/CE, A2/DI, A3, RD
A0/CL, A1/CE, A2/DI, A3, RD, t
WRDL
→
250 ns
RD
20
ns
RD to address hold
–20
ns
RD low-level width
280
ns
RD low-level width (when RDY is used)
RD
100
280
ns
RD cycle wait
A0/CL, A1/CE, A2/DI, A3, RD
150
ns
RDY width (Register read)
RDY
60
230
ns
RD data hold
RD, DATn
0
ns
Address to WR setup
A0/CL, A1/CE, A2/DI, A3, WR
20
ns
WR to address hold
A0/CL, A1/CE, A2/DI, A3, WR
20
ns
WR cycle wait
A0/CL, A1/CE, A2/DI, A3, WR
150
ns
WR low-level width
WR
200
ns
WR data hold
WR, DATn
0
ns
RDY output delay
RD, RDY
0
50
ns
Corrected output RD width
t
WDRD
1
RD (BUSWD = L 8 bits)
300
ns
RD (BUSWD = H 16 bits)
540
ns
Corrected output RD width
t
WDRD
2
RD (BUSWD = L 8 bits)
100
300
ns
(when RDY is used)
RD (BUSWD = H 16 bits)
300
540
ns
RDY width (corrected output read)
t
WDRDY
RDY (BUSWD = L 8 bits)
60
230
ns
RDY ((BUSWD = H 16 bits)
300
490
ns
DACK to DREQ delay
t
DREQ
t
CYDM
t
WRDM
DREQ, DACK
260
ns
DMA cycle wait
RD, DREQ
420
ns
RD low-level width (DMA)
RD
300
ns
P
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC72711LW | Mobile FM Multiplex Broadcast (DARC) Receiver IC(移動FM多路廣播接收器芯片) |
| LC72714 | Mobile FM Multiplex Broadcast IC with On-Chip VICS Decoder |
| LC72714W | Mobile FM Multiplex Broadcast IC with On-Chip VICS Decoder |
| LC72720NM | Single-Chip RDS Signal-Processing System LSI(單片無線電數(shù)據(jù)系統(tǒng)信號處理LSI（大規(guī)模集成電路）) |
| LC72720YV | Single-Chip RDS Signal-Processing System IC(單片無線電數(shù)據(jù)系統(tǒng)信號處理芯片) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC72710W | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Mobile FM Multiplex Broadcast DARC Receiver IC with On-Chip VICS Decoder |
| LC72711LW | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Mobile FM Multiplex Broadcast DARC Receiver IC |
| LC72711LW-E | 制造商:ON Semiconductor 功能描述:DARC DECODE-LSI - Trays |
| LC72711LWHS-E | 功能描述:射頻接收器 RoHS:否 制造商:Skyworks Solutions, Inc. 類型:GPS Receiver 封裝 / 箱體:QFN-24 工作頻率:4.092 MHz 工作電源電壓:3.3 V 封裝:Reel |
| LC72711W | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Mobile FM Multiplex Broadcast DARC Receiver IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。