- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358760 > LC72710LW (Sanyo Electric Co.,Ltd.) Mobile FM Multiplex Broadcast (DARC) Receiver IC with On-Chip VICS Decoder(移動FM多路廣播接收器芯片帶片上VICS譯碼器) PDF資料下載
參數(shù)資料
| 型號： | LC72710LW |
| 廠商： | Sanyo Electric Co.,Ltd. |
| 英文描述： | Mobile FM Multiplex Broadcast (DARC) Receiver IC with On-Chip VICS Decoder(移動FM多路廣播接收器芯片帶片上VICS譯碼器) |
| 中文描述： | 移動調(diào)頻多路廣播（DARC）接收器集成電路片VICS解碼器（移動調(diào)頻多路廣播接收器芯片帶片上VICS譯碼器） |
| 文件頁數(shù)： | 17/33頁 |
| 文件大?。?/td> | 168K |
| 代理商： | LC72710LW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
No. 6166-17/33
LC72710W, 72710LW
Post-Correction Data Read Timing (DMA)
t
WRDM
t
DREQ
*
:
*
:
*
:
A0 to A3: When post-correction data is read, A0 to A3 will be held fixed at 0.
DREQ and DACK: The polarity of these signals can be set.
Applications can select whether the DR or DACK signal is used for readout.
A0 to A3
DACK
DREQ
CS
t
CYDM
t
RDH
RD
DATn
Layer 4 CRC Detection Circuit <Parallel Interface>
This function provides data group error detection, i.e. layer 4 CRC. When the stipulated number of bytes of data group
data and the CRC detection word (16 bits) are written to the layer 4 CRC register (address 6), if either the CRC4 pin
outputs a high level or the CRC4 flag (bit 1 in the status register at address 1) is set to 1 then there were no errors in the
data. The CRC4 pin or CRC4 flag in the status register outputs a high level if the IC internal CRC detection register bits
are all in the logic 0 state.
When this function is used to perform a layer 4 CRC check, applications must initialize the IC internal CRC detection
register before transferring the data for a single data group. This initialization is performed by sending data for bit 7
(CRC4_RST) in control register 1. Note that since this initialization flag is not automatically reset to 0, after the
application sets this flag it must then send another data item that resets it to 0 before sending the layer 4 CRC check data.
If there were no errors in all the received data groups, the CRC register will, necessarily, be all zeros after the CRC check
for a given data group. Therefore, as long as there are no errors detected in the layer 4 CRC check, the application does
not need to initialize the CRC detection register again using the control register as described above. There is no upper
limit on the total data length of data groups that can be transferred. Also, when the serial interface issued, the CCB
transfers can be divided into multiple transfer operations. The generating polynomial G(x) for the CRC code is as
follows. G(x) = X
16
+ X
12
+ X
5
+ 1
Structure of the Post-Correction Output Data <Parallel Interface>
The total length of the prepared output data is always 176 bits, i.e. 22 bytes. The layer 2 CRC data (14 bits) and the parity
data (82 bits) are not output. The data in each packet in the post-correction data is output in order starting at the
beginning in 8- or 16-bit units. BIC codes are not output.
When the CPU reads out the data, it can easily select the data by checking the status register first. The CPU can then
simply ignore data determined to be unnecessary without having to read it out by simply waiting until the next interrupt
arrives.
Structure of a Single Data Packet (Total length: 272 bits. BIC is not included.)
Data block (176 bits) Post-error correction data
*
: This data is not output.
Layer 2 CRC (14 bits)
Parity (82 bits)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC72711LW | Mobile FM Multiplex Broadcast (DARC) Receiver IC(移動FM多路廣播接收器芯片) |
| LC72714 | Mobile FM Multiplex Broadcast IC with On-Chip VICS Decoder |
| LC72714W | Mobile FM Multiplex Broadcast IC with On-Chip VICS Decoder |
| LC72720NM | Single-Chip RDS Signal-Processing System LSI(單片無線電數(shù)據(jù)系統(tǒng)信號處理LSI（大規(guī)模集成電路）) |
| LC72720YV | Single-Chip RDS Signal-Processing System IC(單片無線電數(shù)據(jù)系統(tǒng)信號處理芯片) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC72710W | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Mobile FM Multiplex Broadcast DARC Receiver IC with On-Chip VICS Decoder |
| LC72711LW | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Mobile FM Multiplex Broadcast DARC Receiver IC |
| LC72711LW-E | 制造商:ON Semiconductor 功能描述:DARC DECODE-LSI - Trays |
| LC72711LWHS-E | 功能描述:射頻接收器 RoHS:否 制造商:Skyworks Solutions, Inc. 類型:GPS Receiver 封裝 / 箱體:QFN-24 工作頻率:4.092 MHz 工作電源電壓:3.3 V 封裝:Reel |
| LC72711W | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Mobile FM Multiplex Broadcast DARC Receiver IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。