- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄358759 > LC72191JM (Sanyo Electric Co.,Ltd.) PLL Frequency Synthesizer for Electronic Tuning in Car Stereo Tuners PDF資料下載
參數(shù)資料
| 型號(hào)： | LC72191JM |
| 廠商： | Sanyo Electric Co.,Ltd. |
| 英文描述： | PLL Frequency Synthesizer for Electronic Tuning in Car Stereo Tuners |
| 中文描述： | 鎖相環(huán)頻率合成調(diào)諧器在汽車(chē)音響電子調(diào)諧 |
| 文件頁(yè)數(shù)： | 11/16頁(yè) |
| 文件大?。?/td> | 194K |
| 代理商： | LC72191JM |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
2. In serial data output mode (mode 3), t
1
≥
1.5 μs, t
2
≥
0 μs, t
3
≥
1.5 μs, and t
5
< 1.5 μs. (However, note that since the
DO pin is an n-channel open drain output, the transition time depends on the value of the pull-up resistor.)
Mode 3: Serial output mode (mode 3) is selected by the four bits of mode selection data.
When the CE pin goes high, I
O
is output from the DO pin. After that, the internal shift register is shifted
and the next bit is output from the DO pin on each falling edge of the CL signal.
(Thus 27 clock cycles are required to output all data through the UL0 bit after CE goes high.)
When this mode is selected, at the point the CE pin falls to the low level, the DO pin will be forcibly set to
the high level. The DO pin will go low if the IN0 pin input changes state or if a general-purpose counter
measurement completes.
(General-purpose counter completion takes precedence over changes in the IN0 pin signal.)
Structure of the Programmable Divider
Note: 1. The actual divisor will be twice the set value when FMIN (A) is used.
For example, if the divisor setting is 1000 the actual divisor will be 2000 and if the divisor setting is 1001 the
actual divisor will be 2002. In other words, the channel skip will be twice the reference frequency.
2. To set the channel skips of 1, 5 and 9 kHz using FMIN (A), the crystal oscillator should be changed to 3.6
MHz. However, the times listed in the table that follows change since they are referenced to the crystal
oscillator frequency.
Note that care must be taken to prevent overtone oscillation when a 3.6 MHz crystal oscillator is used.
No. 3985-11/16
LC72191, 72191M, 72191JM
DV
SP
Input pin
Divisor setting
Actual divisor
Input frequency range (MHz)
(A)
1
*
FMIN
256 to 65536
Twice the set value
10 to 130
(B)
0
1
AMIN
256 to 65536
The set value
2 to 40
(C)
0
0
AMIN
4 to 4096
The set value
0.5 to 10
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC72191 | PLL Frequency Synthesizer for Electronic Tuning in Car Stereo Tuners |
| LC72191M | PLL Frequency Synthesizer for Electronic Tuning in Car Stereo Tuners |
| LC7219 | PLL Frequency Synthesizers |
| LC7219M | PLL Frequency Synthesizers |
| LC7230-8221 | Single-chip PLL and Microcontroller with LCD Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC72191JMA-AH | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| LC72191M | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning in Car Stereo Tuners |
| LC72191M-TLM-E | 制造商:ON Semiconductor 功能描述:PLL FREQUENCY SYNTHESIZER - Tape and Reel |
| LC7219M | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizers |
| LC7220 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。