
LC07410LP
No.A1207-12/35
Power Control
ADRS
Bit
Name
Init
Description
[7]
MIC_PDX
0b
MIC amplifier circuit, power control
1: power on
0: power down
[6]
MIC_PWR_PDX
0b
MIC power circuit (MIC_PWR pin), power control
1: power on
0: power down
[5]
PGA_PDX
0b
PGA circuit, power control
1: power on
0: power down
[4]
ADC_PDX
0b
ADC circuit, power control
1: power on
0: power down
[3]
DAC_PDX
0b
DAC circuit, power control
1: power on
0: power down
[2]
SEL_PDX
0b
Selector (LOUT2) circuit, power control
1: power on
0: power down
[1]
LO_PDX
0b
Line out circuit (LOUT1) circuit, power control
1: power on
0: power down
00h
[0]
SP_PDX
0b
Speaker amplifier circuit, power control
1: power on
0: power down
[2]
PLL_PDX
0b
PLL circuit, power control
1: power on
0: power down (PLL-EXT mode)
[1]
REG_PDX
0b
Regulator circuit, power control
1: power on
0: power down
01h
[0]
VD_PDX
0b
Video driver circuit, power control
1: power on
0: power down
Sampling Frequency Setting
Set sampling frequency used by FS [4 : 0] register. This is necessary to make it for correctly setting digital frequency
characteristic and ALC damping time constant. The setting is adjusted to a value that is the closest to fs used.
ADRS
Bit
Name
Init
Description
15h
[3:0]
FS
1000b
Sampling Frequency Setting
1000: 48kHz/0111: 44.1kHz/0110: 32kHz/0101: 24kHz
0100: 22.05kHz/0011: 16kHz/0010: 12kHz/0001: 11.025kHz
0000: 8kHz
Note: This setting doesn’t synchronize with PLL setting. It is necessary to set it individually respectively.
Refer to the page of PLL function explanation for PLL setting.
3V Regulator
Built-in 3V Regulator for VDDA,VDDP.
The regulator starts by setting as REG_PDX=1.
Output current is 100mA (typ).
It provides with max 200mA (typ) output current limiter for overcurrent protective function.
Microphone (MIC) amplifier
The microphone amplifier has a differential input and a gain of +26dB (typ).
Its gain can also be set to +20dB or 0dB by register MGAIN [1:0]. Its input resistance is 70k
Ω (typ). The MICPWR is
a power output pin for the microphone, and its output voltage is 2.3V (typ 0.767*VDDA).
The maximum output current is 20mA.
The microphone amplifier is placed in the power down mode by setting MIC_PDX to 0.
When MIC_PWR_PDX is set to 0, the microphone power supply circuit is placed in the power down mode.
ADRS
Bit
Name
Init
Description
02h
[5:4]
MIC_GAIN
01b
MIC amplifier circuit, gain setting
11: 26dB 10: 20dB 01: 0dB 00: 0dB