- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358742 > LAN91C96I-MU (STANDARD MICROSYSTEMS CORP) NON-PCI SINGLE-CHIP FULL DUPLES ETHERNET CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | LAN91C96I-MU |
| 廠商： | STANDARD MICROSYSTEMS CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | NON-PCI SINGLE-CHIP FULL DUPLES ETHERNET CONTROLLER |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封裝： | 1 MM THICKNESS, LEAD FREE, TQFP-100 |
| 文件頁數(shù)： | 4/110頁 |
| 文件大?。?/td> | 655K |
| 代理商： | LAN91C96I-MU |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁
Non-PCI Single-Chip Full Duplex Ethernet Controller
Rev.
11/18/2004
Page 4
SMSC DS – LAN91C96I
DATASHEET
Table of Contents
Chapter 1
Chapter 2
Chapter 3
3.1
Chapter 4
4.1
Chapter 5
5.1
5.2
5.3
5.4
Chapter 6
Chapter 7
7.1
7.2
7.2.1
Chapter 8
8.1
8.2
8.3
8.4
8.5
8.6
Chapter 9
9.1
9.2
9.3
9.4
9.5
9.6
9.7
9.8
9.9
9.10
9.11
9.12
9.13
9.14
9.15
Chapter 10
10.1
10.2
Chapter 11
11.1
11.2
Chapter 12
General Description.............................................................................................................6
Overview...............................................................................................................................7
Pin Configurations.............................................................................................................10
Local Bus vs. Pin Requirements .......................................................................................................13
Description of Pin Functions.............................................................................................15
Buffer Symbols..................................................................................................................................18
Functional Description.......................................................................................................20
Buffer Memory...................................................................................................................................21
Interrupt Structure .............................................................................................................................27
Reset Logic........................................................................................................................................28
Power Down Logic States.................................................................................................................28
Packet Format in Buffer memory for Ethernet...............................................................30
Registers Map in I/O Space...............................................................................................33
I/O Space Access..............................................................................................................................34
I/O Space Registers Description.......................................................................................................35
Bank Select Register..............................................................................................................................35
Theory of Operation ..........................................................................................................59
Typical Flow Of Events For Transmit (Auto Release =0)..................................................................61
Typical Flow of Events for Transmit (Auto Release = 1)...................................................................62
Typical Flow Of Events For Receive.................................................................................................63
Memory Partitioning ..........................................................................................................................69
Interrupt Generation..........................................................................................................................69
Power Down......................................................................................................................................71
Functional Description of the Blocks................................................................................73
Memory Management Unit................................................................................................................73
Arbiter................................................................................................................................................73
Bus Interface .....................................................................................................................................74
Wait State Policy ...............................................................................................................................74
Arbitration Considerations.................................................................................................................75
DMA Block.........................................................................................................................................75
Packet Number FIFOs.......................................................................................................................76
CSMA Block ......................................................................................................................................77
Network Interface..............................................................................................................................79
10BASE-T ......................................................................................................................................79
AUI .................................................................................................................................................79
Physical Interface...........................................................................................................................80
Transmit Functions.........................................................................................................................80
Transmit Drivers.............................................................................................................................80
Receive Functions..........................................................................................................................80
Board Setup Information...............................................................................................82
Diagnostic LEDs.............................................................................................................................83
Bus Clock Considerations..............................................................................................................83
Operation Description....................................................................................................85
Maximum Guaranteed Ratings*.....................................................................................................85
DC Electrical Characteristics .........................................................................................................86
Timing Diagrams ............................................................................................................92
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LAN91C96IQFP | NON-PCI SINGLE-CHIP FULL DUPLES ETHERNET CONTROLLER |
| LAN91C96ITQFP | NON-PCI SINGLE-CHIP FULL DUPLES ETHERNET CONTROLLER |
| LANF72351D | ETHERNET 10BASE-T LAN FILTER MODULES |
| LANF7236G | ETHERNET 10BASE-T LAN FILTER MODULES |
| LANF72761 | ETHERNET 10BASE-T PCMCIA TRANSFORMER MODULES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LAN91C96IQFP | 功能描述:以太網(wǎng) IC Non-PCI 10 Mbps Ethernet MAC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| LAN91C96ITQFP | 功能描述:以太網(wǎng) IC Non-PCI 10 Mbps Ethernet MAC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| LAN91C96-MS | 功能描述:以太網(wǎng) IC Non-PCI 10 Mbps Ethernet MAC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| LAN91C96-MU | 功能描述:以太網(wǎng) IC Ethernet IC 10Mbps MAC PHY RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| LAN91C96QFP | 功能描述:以太網(wǎng) IC Non-PCI 10 Mbps Ethernet MAC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。