參數(shù)資料
型號(hào)： LAN91C96(100TQFP)
英文描述： LAN Node Controller
中文描述： 網(wǎng)絡(luò)節(jié)點(diǎn)控制器
文件頁(yè)數(shù)： 5/55頁(yè)
文件大?。?/td> 482K
代理商： LAN91C96(100TQFP)
FEAST Fast Ethernet Controller
for PCMCIA and Generic 16-Bit Applications
SMSC DS – LAN91C110 REV. B
Page 5
Rev. 09/05/02
TABLE 1 - DESCRIPTION OF PIN FUNCTIONS
144 TQFP
PIN NO.
115-112,
110-100
138
NAME
SYMBOL
BUFFER
TYPE
I
DESCRIPTION
Address
A[15:1]
Input. Used by LAN91C110 for internal register
selection.
Input. Used as an address qualifier. Address
decoding is only enabled when AEN is low.
Input. Used during LAN91C110 register accesses
to determine the width of the access and the
register(s) being accessed.
Bidirectional. 16-bit data bus used to access the
LAN91C110’s internal registers. Data bus has
weak internal pullups. Supports direct connection
to the system bus without external buffering.
Input. This input is not considered active unless it
is active for at least 100ns to filter narrow glitches.
Open drain output. ARDY may be used when
interfacing asynchronous buses to extend
accesses. Its rising (access completion) edge is
controlled by the XTAL1 clock and, therefore,
asynchronous to the host CPU or bus clock.
Note: Asserted for 100 to 150ns for the
appropriate NO WAIT bit state in the Configuration
register. See the NO WAIT bit description for
complete information.
Output. Local Device. This active low output is
asserted when AEN is low and A4-A15 decode to
the LAN91C110 address programmed into the
high byte of the Base Address Register. nLDEV*
is a combinatorial decode of unlatched address
and AEN signals.
Input. Address strobe. For systems that require
address latching. The rising edge of nADS
indicates the latching moment of A[1:15] and AEN.
All LAN91C110 internal functions of A[1:15] and
AEN are latched.
Output. The interrupt output is enabled by
selecting the appropriate routing bits (INT SEL 1-
0) in the Configuration Register.
Input. Used in asynchronous bus interfaces.
Address
Enable
AEN
I
118, 117
nBE[1:0]
I
89, 91-95,
97-98, 119,
121-123,
125-128
135
Data Bus D[15:0]
I/O8
Reset
RESET
IS
129
Asynchro-
nous
Ready
ARDY
OD16
120
Local
Device
nLDEV
O16
88
nAddress
Strobe
nADS
IS
131
Interrupt
INTR0
O4
132
nRead
Strobe
nWrite
Strobe
RAM Data
Bus
nRD
IS
134
nWR
IS
Input. Used in asynchronous bus interfaces.
56-57, 60-
65, 46-48,
50-54, 35-
38, 40-42,
45, 25-28,
30-32, 34
RD[31:0]
I/O4 with
pullups
Bidirectional. Carries the local buffer memory
read and write data. Reads are always 32 bits
wide. Writes are controlled individually at the byte
level.
相關(guān)PDF資料
PDF描述
LAN91C96(100QFP) LAN Node Controller
LAN91C95 LAN Node Controller
LAN91C100FD(208TQFP) LAN Node Controller
LAN91C100FD(208PQFP) LAN Node Controller
LAN91C94 ISA/PCMCIA SINGLE CHIP ETHERNET CONTROLLER WITH RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LAN91C96I 制造商:SMSC 制造商全稱(chēng):SMSC 功能描述:NON-PCI SINGLE-CHIP FULL DUPLES ETHERNET CONTROLLER
LAN91C96I_07 制造商:SMSC 制造商全稱(chēng):SMSC 功能描述:Non-PCI Single-Chip Full Duplex Ethernet Controller
LAN91C96IMS 制造商:Microchip Technology Inc 功能描述:
LAN91C96I-MS 功能描述:以太網(wǎng) IC Non-PCI 10 Mbps Ethernet MAC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
LAN91C96I-MU 功能描述:以太網(wǎng) IC Non-PCI 10 Mbps Ethernet MAC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*