- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄30714 > LA17000M AM/FM, AUDIO SINGLE CHIP RECEIVER, PQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | LA17000M |
| 元件分類： | 接收器 |
| 英文描述： | AM/FM, AUDIO SINGLE CHIP RECEIVER, PQFP80 |
| 封裝： | 14 X 14 MM, QFP-80 |
| 文件頁數(shù)： | 7/54頁 |
| 文件大?。?/td> | 830K |
| 代理商： | LA17000M |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
LA17000M
No. 6522-15/54
PLL Block Pin Description
Symbol
Pin No.
Description
Function
Pin Circuit
XIN
25
X’tal OSC
XOUT
26
PLL IN
18
CE
27
Chip enable
CL
29
Clock
DI
28
Input data
DO
30
Output data
VDD
19
Power supply
VSS
21
Ground
This is the PLL ground pin.
I/O-1
31
I/O-2
24
STSD SW
17
SEEK SW
33
ADC0
34
ADC input
Continued on next page.
Local
oscillator
signal input
For connecting the crystal oscillator.
(10.35, 10.25, 7.2 or 4.5 MHz)
FMIN is selected when DVS in the serial data
input is set to 1.
The input frequency range is from 10 to
160 MHz.
The signal is transmitted to the swallow
counter.
The divisor can be set to a value in the range
272 to 65535.
This pin is set high during serial data input to
the PLL (DI) or during serial data output (DO).
This pin is the clock for data synchronization
during serial data input to the PLL (DI) or
during serial data output (DO).
This is the input pin for serial data that is
transferred from the controller to the PLL.
This is the output pin for serial data that is
transferred from the controller to the PLL.
This is the PLL power supply pin. Supply 4.5 V
to 5.5 V to this pin when the PLL is operating.
When power is first applied to this pin, the
power-on reset circuit operates.
These are general-purpose I/O ports.
The output circuits open-drain.
During a power-on reset, I/O-1 and I/O-2
become input ports. STSD SW becomes an
output port, and is fixed low.
These ports can be switched between input
and output according to the serial data that is
transferred from the controller (I/O-1, I/O-2,
STSD SW).
This is a general-purpose I/O port.
The output circuits are complementary
circuits.
During a power-on reset, this port becomes
an input port.
This port can be specified as an input or
output port by the serial data that is trans-
ferred from the controller.
This is the A/D converter input pin.
The converter is a 6-bit successive-approxi-
mation A/D converter.
For details, refer to the page that describes
the A/D converter configuration.
General-
purpose
I/O ports
General-
purpose
I/O port
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LA1776M | 2-BAND, AUDIO TUNER, PQFP64 |
| LA1776M | 2-BAND, AUDIO TUNER, PQFP64 |
| LA1780M | 2-BAND, AUDIO TUNER, PQFP64 |
| LA1781M | AM/FM, AUDIO SINGLE CHIP RECEIVER, PQFP64 |
| LA1784M | AM/FM, AUDIO SINGLE CHIP RECEIVER, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LA17000ML-MPB-E | 制造商:Sony Semiconductor Solutions Division 功能描述: |
| LA171B-3G-PF | 制造商:LIGITEK 制造商全稱:LIGITEK electronics co., ltd. 功能描述:LED ARRAY |
| LA171B-GGH-PF | 制造商:LIGITEK 制造商全稱:LIGITEK electronics co., ltd. 功能描述:LED ARRAY |
| LA171B-YGG-PF | 制造商:LIGITEK 制造商全稱:LIGITEK electronics co., ltd. 功能描述:LED ARRAY |
| LA174B-2G-PF | 制造商:LIGITEK 制造商全稱:LIGITEK electronics co., ltd. 功能描述:LED ARRAY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。