- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377598 > L642DU12RI (Advanced Micro Devices, Inc.) 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control PDF資料下載
參數(shù)資料
| 型號： | L642DU12RI |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control |
| 中文描述： | 128兆位（8米× 16位）的CMOS 3.0伏特，只有統(tǒng)一閃存部門與VersatileI /輸出⑩控制 |
| 文件頁數(shù)： | 11/54頁 |
| 文件大小： | 520K |
| 代理商： | L642DU12RI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
May 5, 2006 25022A2
Am29LV642D
9
D A T A S H E E T
DEVICE BUS OPERATIONS
This section describes the requirements and use of
the device bus operations, which are initiated through
the internal command register. The command register
itself does not occupy any addressable memory loca-
tion. The register is a latch used to store the com-
mands, along with the address and data information
needed to execute the command. The contents of the
register serve as inputs to the internal state machine.
The state machine outputs dictate the function of the
device. Table 1 lists the device bus operations, the in-
puts and control levels they require, and the resulting
output. The following subsections describe each of
these operations in further detail.
Table 1. Am29LV642D Device Bus Operations
Legend:
L = Logic Low = V
IL
, H = Logic High = V
IH
, V
ID
= 8.5–12.5
V, V
HH
= 11.5–12.5
V, X = Don’t Care, SA = Sector Address,
A
IN
= Address In, D
IN
= Data In, D
OUT
= Data Out
Notes:
1. CE# can be replaced with CE2# when referring to the second die in the package. CE# and CE2# must not both be driven at
the same time.
2. Addresses are A21:A0. Sector addresses are A21:A15.
3. D
IN
or D
OUT
as required by command sequence, data polling, or sector protect algorithm (see Figure 2).
4. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the “Sector Group
Protection and Unprotection” section.
5. All sectors are unprotected when shipped from the factory.
VersatileI/O
(V
IO
) Control
The VersatileI/O (V
IO
) control allows the host system to
set the voltage levels that the device generates at its
data outputs and the voltages tolerated at its data in-
puts to the same voltage level that is asserted on the
V
IO
pin. This allows the device to operate in 1.8 V, 3 V,
or 5 V system environment as required. For voltage
levels below 3 V, contact an AMD representative for
more information.
For example, a V
I/O
of 4.5–5.5 volts allows for I/O at
the 5 volt level, driving and receiving signals to and
from other 5 V devices on the same bus.
Requirements for Reading Array Data
To read array data from the outputs, the system must
drive the CE# or CE2# and OE# pins to V
IL
. CE# or
CE2# is the power control and selects the device. OE#
is the output control and gates array data to the output
pins. WE# should remain at V
IH
.
The internal state machine is set for reading array data
upon device power-up, or after a hardware reset. This
ensures that no spurious alteration of the memory
content occurs during the power transition. No com-
mand is necessary in this mode to obtain array data.
Standard microprocessor read cycles that assert valid
addresses on the device address inputs produce valid
data on the device data outputs. The device remains
Operation
CE#
(Note 1)
OE#
WE#
RESET#
ACC
Addresses
(Note 2)
DQ0–DQ15
Read
L
L
H
H
X
A
IN
D
OUT
Write (Program/Erase)
L
H
L
H
X
A
IN
(Note 3)
Accelerated Program
L
H
L
H
V
HH
A
IN
(Note 3)
Standby
V
CC
±
0.3 V
X
X
V
CC
±
0.3 V
H
X
High-Z
Output Disable
L
H
H
H
X
X
High-Z
Reset
X
X
X
L
X
X
High-Z
Sector Group Protect (Note 4)
L
H
L
V
ID
X
SA, A6 = L,
A1 = H, A0 = L
(Note 3)
Sector Group Unprotect
(Note 4)
L
H
L
V
ID
X
SA, A6 = H,
A1 = H, A0 = L
(Note 3)
Temporary Sector Group
Unprotect
X
X
X
V
ID
X
A
IN
(Note 3)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L64360 | Highly Integrated ATM Segmentation and Reassembly (SAR) Engine optimized for internetworking applications(用于優(yōu)化網(wǎng)絡(luò)的高度集成的異步傳輸模式-分段和重組處理芯片) |
| L64364 | Highly Integrated ATM Segmentation and Reassembly (SAR) Engine optimized for internetworking applications(用于優(yōu)化網(wǎng)絡(luò)的高度集成的異步傳輸模式-分段和重組處理芯片) |
| L64381 | 4-Port Ethernet Controller(四端口以太網(wǎng)控制器) |
| L64388 | A General-Purpose,High-Performance Remote Access Communications Processor(通用的、高性能、遠程訪問通信處理器) |
| L64704 | Satellite Decoder Which Contains A BPSK/QPSK Demodulator And A Concatenated FEC Decoder(衛(wèi)星信號譯碼器（包含BPSK/QPSK 解調(diào)器和FEC解碼器）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L642DU90RI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control |
| L642F | 制造商:CRYDOM 制造商全稱:Crydom Inc., 功能描述:Power Modules |
| L643 | 制造商:CRYDOM 制造商全稱:Crydom Inc., 功能描述:Power Modules |
| L64324 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:L64324 Intelligent Ethernet Switch |
| L64360 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ATM/SONET Segmentation and Reassembly Circuit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。