參數(shù)資料
型號(hào): KMC8113TVT3600V
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 14/44頁(yè)
文件大?。?/td> 0K
描述: IC DSP 300/400MHZ 431FCPGA
標(biāo)準(zhǔn)包裝: 2
系列: StarCore
類型: SC140 內(nèi)核
接口: 以太網(wǎng),I²C,TDM,UART
時(shí)鐘速率: 300MHz
非易失內(nèi)存: 外部
芯片上RAM: 1.436MB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.10V
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 431-BFBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 431-FCPBGA(20x20)
包裝: 托盤
Electrical Characteristics
MSC8113 Tri-Core Digital Signal Processor Data Sheet, Rev. 1
Freescale Semiconductor
21
2.5.5
System Bus Access Timing
2.5.5.1
Core Data Transfers
Generally, all MSC8113 bus and system output signals are driven from the rising edge of the reference clock (REFCLK). The
REFCLK is the CLKIN signal. Memory controller signals, however, trigger on four points within a REFCLK cycle. Each cycle
is divided by four internal ticks: T1, T2, T3, and T4. T1 always occurs at the rising edge of REFCLK (and T3 at the falling
edge), but the spacing of T2 and T4 depends on the PLL clock ratio selected, as Table 13 shows.
Figure 10 is a graphical representation of Table 13.
Figure 9. Timing Diagram for a Reset Configuration Write
Table 13. Tick Spacing for Memory Controller Signals
BCLK/SC140 clock
Tick Spacing (T1 Occurs at the Rising Edge of REFCLK)
T2
T3
T4
1:4, 1:6, 1:8, 1:10
1/4 REFCLK
1/2 REFCLK
3/4 REFCLK
1:3
1/6 REFCLK
1/2 REFCLK
4/6 REFCLK
1:5
2/10 REFCLK
1/2 REFCLK
7/10 REFCLK
Figure 10. Internal Tick Spacing for Memory Controller Signals
PORESET
Internal
HRESET
Input
Output (I/O)
SRESET
Output (I/O)
RSTCONF, CNFGS, DSISYNC, DSI64
CHIP_ID[0–3], BM[0–2], SWTE, MODCK[1–2]
Host programs
Word
SPLL is locked
(no external indication)
PORESET
Reset Configuration
pins are sampled
1
2
MODCK[3–5]
1 + 2
3
5
6
SPLL
locking period
Reset configuration write
sequence during this
period.
REFCLK
T1
T2
T3
T4
REFCLK
T1
T2
T3
T4
for 1:3
for 1:5
REFCLK
T1
T2
T3
T4
for 1:4, 1:6, 1:8, 1:10
相關(guān)PDF資料
PDF描述
B82496C3121J INDUCTOR 120NH .16A 0603 5%
TAJC477M004RNJ CAP TANT 470UF 4V 20% 2312
KMC8112TVT2400V IC DSP 300MHZ 431FCPBGA
GEC10DREH-S734 CONN EDGECARD 20POS .100 EYELET
KMC8112TMP2400V IC DSP 300MHZ 431FCPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KMC8113TVT4800V 功能描述:IC DSP 300/400MHZ 431FCPGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
KMC811E2CFN2 制造商:Freescale Semiconductor 功能描述:MCU - Bulk
KMC811E2CP2 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
KMC812A4CPV8 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
KMC8144ESVT1000A 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC PACSUN SAMPLE PART RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT