- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373162 > KM68V1002A (SAMSUNG SEMICONDUCTOR CO. LTD.) 128K x 8 Bit High-Speed CMOS Static RAM(3.3V Operating)(128K x 8位高速CMOS 靜態(tài) RAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | KM68V1002A |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 128K x 8 Bit High-Speed CMOS Static RAM(3.3V Operating)(128K x 8位高速CMOS 靜態(tài) RAM) |
| 中文描述： | 128K的× 8位高速CMOS靜態(tài)RAM（3.3V的工作）（128K的× 8位高速的CMOS靜態(tài)RAM）的 |
| 文件頁數(shù)： | 6/8頁 |
| 文件大?。?/td> | 128K |
| 代理商： | KM68V1002A |
KM68V1002A, KM68V1002AI
CMOS SRAM
PRELIMINARY
Rev 5.0
- 6 -
February 1998
NOTES
(READ CYCLE)
1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t
HZ
and t
OHZ
are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V
OH
or V
OL
levels.
4. At any given temperature and voltage condition, t
HZ
(Max.) is less than t
LZ
(Min.) both for a given device and from device to
device.
5. Transition is measured
±
200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with CS=V
IL.
7. Address valid prior to coincident with CS transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
TIMING WAVEFORM OF WRITE CYCLE(1)
(OE= Clock)
Address
CS
t
WP(2)
t
DW
t
DH
Valid Data
WE
Data in
Data out
t
WC
t
WR(5)
t
AW
t
CW(3)
High-Z(8)
High-Z
OE
t
OHZ(6)
t
AS(4)
TIMING WAVEFORM OF WRITE CYCLE(2)
(OE=Low Fixed)
Address
CS
t
WP1(2)
t
DW
t
DH
t
OW
t
WHZ(6)
Valid Data
WE
Data in
Data out
t
WC
t
AS(4)
t
WR(5)
t
AW
t
CW(3)
(10)
(9)
High-Z(8)
High-Z
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KM68V1002AI | 128K x 8 Bit High-Speed CMOS Static RAM(3.3V Operating)(128K x 8位高速CMOS 靜態(tài) RAM) |
| KM68V1002B | 128K x 8 Bit High-Speed CMOS Static RAM(3.3V Operating)(128K x 8位高速CMOS 靜態(tài) RAM) |
| KM68V1002BI | 128K x 8 Bit High-Speed CMOS Static RAM(3.3V Operating)(128K x 8位高速CMOS 靜態(tài) RAM) |
| KM68V1002C | 128K x 8 Bit High-Speed CMOS Static RAM(3.3V Operating)(128K x 8位高速CMOS 靜態(tài) RAM) |
| KM68V1002CI | 128K x 8 Bit High-Speed CMOS Static RAM(3.3V Operating)(128K x 8位高速CMOS 靜態(tài) RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM68V2000ALTGI-7L | 制造商:Samsung Electro-Mechanics 功能描述:256K X 8 STANDARD SRAM, 70 ns, PDSO32 |
| KM68V257C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:32Kx8 Bit High Speed Static RAM(3.3V Operating), Evolutionary Pin out. |
| KM68V257C-15 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:32Kx8 Bit High Speed Static RAM(3.3V Operating), Evolutionary Pin out. |
| KM68V257C-17 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:32Kx8 Bit High Speed Static RAM(3.3V Operating), Evolutionary Pin out. |
| KM68V257E | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:32Kx8 Bit High-Speed CMOS Static RAM (3.3V Operating) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。