參數(shù)資料
型號: KM6164002ATE-17
元件分類: SRAM
英文描述: 256K X 16 STANDARD SRAM, 17 ns, PDSO44
封裝: 0.400 INCH, TSOP2-44
文件頁數(shù): 6/9頁
文件大?。?/td> 197K
代理商: KM6164002ATE-17
KM6164002A, KM6164002AE, KM6164002AI
CMOS SRAM
PRELIMINARY
Rev 2.1
- 6 -
December 1998
NOTES
(READ CYCLE)
1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t
HZ
and t
OHZ
are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V
OH
or V
OL
levels.
4. At any given temperature and voltage condition, t
HZ
(Max.) is less than t
LZ
(Min.) both for a given device and from device to
device.
5. Transition is measured
±
200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with CS=V
IL.
7. Address valid prior to coincident with CS transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
TIMING WAVEFORM OF WRITE CYCLE(1)
(OE Clock)
Address
CS
UB, LB
WE
Data in
Data out
t
WC
t
CW(3)
t
BW
t
WP(2)
t
AS(4)
t
DH
t
DW
t
OHZ(6)
High-Z
High-Z
Valid Data
OE
t
AW
t
WR(5)
TIMING WAVEFORM OF READ CYCLE(2)
(WE=V
IH
)
Valid Data
High-Z
t
RC
CS
Address
UB, LB
OE
Data out
t
HZ(3,4,5)
t
AA
t
CO
t
BA
t
OE
t
OLZ
t
LZ(4,5)
t
OH
t
OHZ
t
BHZ(3,4,5)
t
BLZ(4,5)
相關(guān)PDF資料
PDF描述
KM62256DLG-5 32Kx8 bit Low Power CMOS Static RAM
KM62256DLTGI-7 32Kx8 bit Low Power CMOS Static RAM
KM62256DLTGI-7L 32Kx8 bit Low Power CMOS Static RAM
KM62256DLRGI-7 32Kx8 bit Low Power CMOS Static RAM
KM62256DLRGI-7L 32Kx8 bit Low Power CMOS Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KM6164002E 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:CMOS SRAM
KM6164002I 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:CMOS SRAM
KM6164002J-20 FAB 制造商:Samsung Semiconductor 功能描述:
KM616B4002J-12 制造商:SEC 功能描述:
KM6-16S-10PN 制造商:Amphenol Corporation 功能描述:KM AUSTRALIAN PRODUCT - Bulk