- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373156 > KM432S2020B (SAMSUNG SEMICONDUCTOR CO. LTD.) 1M x 32Bit x 2 Banks Synchronous DRAM(1M x 32位 x 2 組同步動態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號： | KM432S2020B |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 1M x 32Bit x 2 Banks Synchronous DRAM(1M x 32位 x 2 組同步動態(tài)RAM) |
| 中文描述： | 100萬x 32Bit的× 2銀行同步DRAM（100萬× 32位× 2組同步動態(tài)RAM）的 |
| 文件頁數(shù)： | 5/9頁 |
| 文件大?。?/td> | 68K |
| 代理商： | KM432S2020B |
KM432S2020B
CMOS SDRAM
REV. 3 July 1998
Preliminary
DC CHARACTERISTICS
(Recommended operating condition unless otherwise noted, T
A
= 0 to 70
°
C)
Parameter
Symbol
Test Condition
CAS
Latency
Version
Unit
Note
-8
-L
-10
-12
Operating current
(One bank active)
I
CC1
Burst length = 1
t
RC
≥
t
RC
(min)
I
OL
= 0 mA
125
120
110
100
mA
1
Precharge standby current in
power-down mode
I
CC2
P
CKE
≤
V
IL
(max), t
CC
= 15ns
1
mA
I
CC2
PS
CKE & CLK
≤
V
IL
(max), t
CC
=
∞
1
Precharge Standby Current in
non power-down mode
I
CC2
N
CKE
≥
V
IH
(min), CS
≥
V
IH
(min), t
CC
= 15ns
Input signals are changed one time during 30ns
15
mA
I
CC2
NS
CKE
≥
V
IH
(min), CLK
≤
V
IL
(max), t
CC
=
∞
Input signals are stable
5
mA
Active standby current in
power-down mode
I
CC3
P
CKE
≤
V
IL
(max), t
CC
= 15ns
2
mA
I
CC3
PS
CKE & CLK
≤
V
IL
(max), t
CC
=
∞
1
Active standby current in
non power-down mode
(One bank active)
I
CC3
N
CKE
≥
V
IH
(min), CS
≥
V
IH
(min), t
CC
= 15ns
Input signals are changed one time during 30ns
30
mA
I
CC3
NS
CKE
≥
V
IH
(min), CLK
≤
V
IL
(max), t
CC
=
∞
Input signals are stable
20
mA
Operating current
(Burst mode)
I
CC4
135
120
120
110
mA
1
2
110
110
105
100
1
100
100
95
85
Refresh current
I
CC5
t
RC
≥
t
RC
(min)
150
150
130
115
mA
2
Self refresh current
I
CC6
CKE
≤
0.2V
1
mA
3
400
uA
4
1. Measured with outputs open.
2. Refresh period is 64ms.
3. KM432S2020BT-G**
4. KM432S2020BT-F**
Notes :
I
OL
= 0 mA
Page burst
2 Banks activated
t
CCD
= 2CLKs
3
DC OPERATING CONDITIONS
Recommended operating conditions (Voltage referenced to V
SS
= 0V, T
A
= 0 to 70
°
C)
Parameter
Symbol
Min
Typ
Max
Unit
Note
Supply voltage
V
DD
, V
DDQ
3.0
3.3
3.6
V
Input logic high voltage
V
IH
2.0
3.0
V
DDQ
+0.3
V
1
Input logic low voltage
V
IL
-0.3
0
0.8
V
2
Output logic high voltage
V
OH
2.4
-
-
V
I
OH
= -2mA
Output logic low voltage
V
OL
-
-
0.4
V
I
OL
= 2mA
Input leakage current (Inputs)
I
IL
-1
-
1
uA
3
Input leakage current (I/O pins)
I
IL
-1.5
-
1.5
uA
3,4
1. V
IH
(max) = 5.6V AC.The overshoot voltage duration is
≤
3ns.
2. V
IL
(min) = -2.0V AC. The undershoot voltage duration is
≤
3ns.
3. Any input 0V
≤
V
IN
≤
V
DDQ
,
Input leakage currents include HI-Z output leakage for all bi-directional buffers with Tri-State outputs.
4. Dout is disabled, 0V
≤
V
OUT
≤
V
DDQ.
Notes :
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KM432S2030C | 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL |
| KM432S2030CT-F6 | 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL |
| KM432S2030CT-F7 | 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL |
| KM432S2030CT-F8 | 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL |
| KM432S2030CT-G10 | 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM432S2030C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL |
| KM432S2030CT-F10 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL |
| KM432S2030CT-F6 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL |
| KM432S2030CT-F7 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL |
| KM432S2030CT-F8 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。