- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373156 > KM416S4031B (SAMSUNG SEMICONDUCTOR CO. LTD.) 1M x 16Bit x 4 Banks Synchronous DRAM with SSTL interface(1M x 16位 x4組同步動態(tài)RAM（帶SSTL接口）) PDF資料下載
參數(shù)資料
| 型號： | KM416S4031B |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 1M x 16Bit x 4 Banks Synchronous DRAM with SSTL interface(1M x 16位 x4組同步動態(tài)RAM（帶SSTL接口）) |
| 中文描述： | 100萬× 16 × 4銀行同步DRAM接口與薩里衛(wèi)星技術(shù)有限公司（100萬× 16位x4組同步動態(tài)隨機(jī)存儲器（帶SSTL公司接口）） |
| 文件頁數(shù)： | 5/40頁 |
| 文件大?。?/td> | 590K |
| 代理商： | KM416S4031B |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
KM416S4031B
CMOS SDRAM
REV. 0 Mar. '98
Preliminary
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
Parameter
Symbol
Version
Unit
Note
-7
-S
-8
Row active to row active delay
t
RRD
(min)
14
20
16
ns
1
RAS to CAS delay
t
RCD
(min)
21
20
24
ns
1
Row precharge time
t
RP
(min)
21
20
24
ns
1
Row active time
t
RAS
(min)
48
50
50
ns
1
t
RAS
(max)
100
us
Row cycle time
t
RC
(min)
70
70
80
ns
1
Last data in to new col. address delay
t
CDL
(min)
1
CLK
2
Last data in to row precharge
t
RDL
(min)
1
CLK
2
Last data in to burst stop
t
BDL
(min)
1
CLK
2
Col. address to col. address delay
t
CCD
(min)
1
CLK
3
Number of valid output data
CAS latency=3
2
-
2
ea
4
CAS latency=2
1
1
1
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time
and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
Notes :
Vtt = 0.45 * V
DDQ
50
Output
C
LOAD
=30pF
Z0 = 50
(Fig. 1) Output load circuit
AC OPERATING TEST CONDITIONS
(V
DD
= 3.3V
±
0.3V, 3.43V
±
0.5%, T
A
= 0 to 70
°
C)
Parameter
Value
Unit
Input reference voltage
0.45 * V
DDQ
V
Input signal maximum peak swing
2.0
V
Input signal minimum slew rate
1.0
V/ns
AC input levels (Vih/Vil)
V
REF
+0.4/V
REF
-0.4
V
Input timing measurement reference level
V
REF
V
Output timing measurement reference level
Vtt
V
Output load condition
See Fig. 1
V
REF
= 0.45 * V
DDQ
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KM416S4031C | 1M x 16Bit x 4 Banks Synchronous DRAM with SSTL interface(1M x 16位 x4組同步動態(tài)RAM（帶SSTL接口）) |
| KM416S8030BN | 128Mb SDRAM Shrink TSOP 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL |
| KM416S8030B | 128Mbit SDRAM 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL |
| KM416S8030 | 2M x 16Bit x 4 Banks Synchronous DRAM |
| KM416V1004A | 1M x 16 BIT CMOS DYNAMIC RAM WITH EXTENDED DATA OUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM416S8030 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 16Bit x 4 Banks Synchronous DRAM |
| KM416S8030B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL |
| KM416S8030BN | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb SDRAM Shrink TSOP 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL |
| KM416S8030BN-G/FH | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb SDRAM Shrink TSOP 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL |
| KM416S8030BN-G/FL | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb SDRAM Shrink TSOP 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。