- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374354 > KM416S1120D (Electronic Theatre Controls, Inc.) 512K x 16bit x 2 Banks Synchronous DRAM LVTTL PDF資料下載
參數(shù)資料
| 型號： | KM416S1120D |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 512K x 16bit x 2 Banks Synchronous DRAM LVTTL |
| 中文描述： | 為512k × 16位× 2銀行同步DRAM LVTTL |
| 文件頁數(shù)： | 8/43頁 |
| 文件大?。?/td> | 1131K |
| 代理商： | KM416S1120D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
KM416S1120D
CMOS SDRAM
- 8 -
Rev. 1.4 (Jun. 1999)
1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
3. Assumed input rise and fall time (tr & tf)=1ns.
If tr & tf is longer than 1ns, transient time compensation should be considered,
i.e., [(tr + tf)/2-1]ns should be added to the parameter.
Note :
AC CHARACTERISTICS
(AC operating conditions unless otherwise noted)
Parameter
Symbol
-C
-6
-7
-8
-10
Unit
Note
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
CLK cycle time
CAS Latency=3
t
CC
5.5
1000
6
1000
7
1000
8
1000
10
1000
ns
1
CAS Latency=2
-
-
8.7
10
12
CLK to valid
output delay
CAS Latency=3
t
SAC
-
5
-
5.5
-
5.5
-
6
-
6
ns
1, 2
CAS Latency=2
-
-
-
-
-
7.7
-
6
-
8
Output data
t
OH
2
-
2.5
-
2.5
-
2.5
-
2.5
-
ns
2
CLK high pulse width
CAS Latency=3
t
CH
2
-
2.5
-
3
-
3
-
3.5
-
ns
3
CAS Latency=2
-
-
CLK low pulse width
CAS Latency=3
t
CL
2
-
2.5
-
3
-
3
-
3.5
-
ns
3
CAS Latency=2
-
Input setup time
CAS Latency=3
t
SS
1.5
-
1.5
-
1.75
-
2
-
2.5
-
ns
3
CAS Latency=2
-
-
2.5
Input hold time
t
SH
1
-
1
-
1
-
1
-
1
-
ns
3
CLK to output in Low-Z
t
SLZ
1
-
1
-
1
-
1
-
1
-
ns
2
CLK to output
in Hi-Z
CAS Latency=3
t
SHZ
-
5
-
5.5
-
5.5
-
6
-
6
ns
CAS Latency=2
-
-
-
-
-
7.7
-
6
-
8
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
5. Also, supported tRDL=2CLK for - C/6 part which is distinguished by bucket code "J".
From the next generation, tRDL will be only 2CLK for every clock frequency.
Parameter
Symbol
Version
-7
7
14
17.4
17.4
43.5
100
60.9
Unit
-C
5.5
11
16.5
16.5
38.5
-6
6
12
18
18
42
-8
8
16
20
20
48
-10
10
20
20
20
48
CLK cycle time
Row active to row active delay
RAS to CAS delay
Row precharge time
t
CC(min)
t
RRD(min)
t
RCD(min)
t
RP(min)
t
RAS(min)
t
RAS(max)
t
RC
(
min
)
ns
ns
ns
ns
ns
us
ns
Row active time
Row cycle time
55
60
70
70
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KM416S16230A | 4M x 16Bit x 4 Banks Synchronous DRAM(4M x 16位 x4組同步動態(tài)RAM) |
| KM416S4030C | 1M x 16Bit x 4 Banks Synchronous DRAM |
| KM416S4030CT-F10 | 1M x 16Bit x 4 Banks Synchronous DRAM |
| KM416S4030CT-F7 | 1M x 16Bit x 4 Banks Synchronous DRAM |
| KM416S4030CT-F8 | 1M x 16Bit x 4 Banks Synchronous DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM416S1120DT-G/F10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:512K x 16bit x 2 Banks Synchronous DRAM LVTTL |
| KM416S1120DT-G/F6 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512K x 16bit x 2 Banks Synchronous DRAM LVTTL |
| KM416S1120DT-G/F7 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512K x 16bit x 2 Banks Synchronous DRAM LVTTL |
| KM416S1120DT-G/F8 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512K x 16bit x 2 Banks Synchronous DRAM LVTTL |
| KM416S1120DT-G/FC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:512K x 16bit x 2 Banks Synchronous DRAM LVTTL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。