- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373155 > KM416S1021C (SAMSUNG SEMICONDUCTOR CO. LTD.) 512K x 16Bit x 2 Banks Synchronous DRAM with SSTL interfacer(512K x 16位 x 2組同步動態(tài)RAM（帶SSTL接口）) PDF資料下載
參數(shù)資料
| 型號： | KM416S1021C |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 512K x 16Bit x 2 Banks Synchronous DRAM with SSTL interfacer(512K x 16位 x 2組同步動態(tài)RAM（帶SSTL接口）) |
| 中文描述： | 為512k × 16 × 2同步DRAM銀行與薩里衛(wèi)星技術(shù)有限公司interfacer（為512k × 16位× 2組同步動態(tài)隨機存儲器（帶SSTL公司接口）） |
| 文件頁數(shù)： | 2/41頁 |
| 文件大小： | 573K |
| 代理商： | KM416S1021C |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
KM416S1021C
REV. 1. May '98
CMOS SDRAM
Preliminary
V
DD
DQ0
DQ1
V
SSQ
DQ2
DQ3
V
DDQ
DQ4
DQ5
V
SSQ
DQ6
DQ7
V
DDQ
LDQM
WE
CAS
RAS
CS
BA
A10/AP
A0
A1
A2
A3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
PIN CONFIGURATION
(Top view)
V
SS
DQ15
DQ14
V
SSQ
DQ13
DQ12
V
DDQ
DQ11
DQ10
V
SSQ
DQ9
DQ8
V
DDQ
V
REF
UDQM
CLK
CKE
N.C
A9
A8
A7
A6
A5
A4
V
SS
50Pin TSOP (II)
(400mil x 825mil)
(0.8 mm Pin pitch)
PIN FUNCTION DESCRIPTION
Pin
Name
Input Function
CLK
System clock
Active on the positive going edge to sample all inputs.
Disables or enables device operation by masking or enabling all inputs except
CLK, CKE and L(U)DQM
CS
Chip select
CKE
Clock enable
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior to new command.
Disable input buffers for power down in standby.
A
0
~ A
10
/AP
Address
Row/column addresses are multiplexed on the same pins.
Row address : RA
0
~ RA
10
, Column address : CA
0
~ CA
7
BA
Bank select address
Selects bank to be activated during row address latch time.
Selects bank for read/write during column address latch time.
RAS
Row address strobe
Latches row addresses on the positive going edge of the CLK with RAS low.
Enables row access & precharge.
CAS
Column address strobe
Latches column addresses on the positive going edge of the CLK with CAS low.
Enables column access.
WE
Write enable
Enables write operation and row precharge.
Latches data in starting from CAS, WE active.
L(U)DQM
Data input/output mask
Makes data output Hi-Z, t
SHZ
after the clock and masks the output.
Blocks data input when L(U)DQM active.
DQ
0
~
15
V
DD
/V
SS
Data input/output
Power supply/ground
Data inputs/outputs are multiplexed on the same pins.
Power and ground for the input buffers and the core logic.
Isolated power supply and ground for the output buffers to provide improved noise
immunity.
V
DDQ
/V
SSQ
Data output power/ground
V
REF
Reference voltage
Reference voltage for inputs.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KM416S4020B | 2M x 16Bit x 2 Banks Synchronous DRAM(2M x 16位 x2組同步動態(tài)RAM) |
| KM416S4021B | 2M x 16Bit x 2 Banks Synchronous DRAM(2M x 16位 x2組同步動態(tài)RAM) |
| KM416S4030B | 1M x 16Bitx 4 Banks Synchronous DRAM(1M x 16位 x4組同步動態(tài)RAM) |
| KM416S4031B | 1M x 16Bit x 4 Banks Synchronous DRAM with SSTL interface(1M x 16位 x4組同步動態(tài)RAM（帶SSTL接口）) |
| KM416S4031C | 1M x 16Bit x 4 Banks Synchronous DRAM with SSTL interface(1M x 16位 x4組同步動態(tài)RAM（帶SSTL接口）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM416S1021CT-G7 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512K x 16Bit x 2 Banks Synchronous DRAM with SSTL interface |
| KM416S1021CT-G8 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512K x 16Bit x 2 Banks Synchronous DRAM with SSTL interface |
| KM416S1021CT-GS | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512K x 16Bit x 2 Banks Synchronous DRAM with SSTL interface |
| KM416S1120D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:512K x 16bit x 2 Banks Synchronous DRAM LVTTL |
| KM416S1120DT-G/F10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:512K x 16bit x 2 Banks Synchronous DRAM LVTTL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。