- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373072 > K6R1008C1C-T12 (SAMSUNG SEMICONDUCTOR CO. LTD.) 128Kx8 Bit High-Speed CMOS Static RAM(5V Operating). Operated at Commercial and Industrial Temperature Ranges. PDF資料下載
參數(shù)資料
| 型號(hào)： | K6R1008C1C-T12 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 128Kx8 Bit High-Speed CMOS Static RAM(5V Operating). Operated at Commercial and Industrial Temperature Ranges. |
| 中文描述： | 128Kx8位高速CMOS靜態(tài)RAM（5V的工作）。在經(jīng)營商業(yè)和工業(yè)溫度范圍。 |
| 文件頁數(shù)： | 7/8頁 |
| 文件大小： | 168K |
| 代理商： | K6R1008C1C-T12 |
K6R1008C1A-C, K6R1008C1A-I
CMOS SRAM
PRELIMINARY
Rev 4.0
- 7 -
February 1998
NOTES
(WRITE CYCLE)
1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low
A write ends at the earliest transition CS going high or WE going high. t
WP
is measured from the beginning of write to the end of
write.
3. t
CW
is measured from the later of CS going low to end of write.
4. t
AS
is measured from the address valid to the beginning of write.
5. t
WR
is measured from the end of write to the address change. t
WR
applied in case a write ends as CS or WE going high.
6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase
of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be
applied.
FUNCTIONAL DESCRIPTION
* X means Don
′
t Care.
CS
WE
OE
Mode
I/O Pin
Supply Current
H
X
X*
Not Select
High-Z
I
SB
, I
SB1
L
H
H
Output Disable
High-Z
I
CC
L
H
L
Read
D
OUT
I
CC
L
L
X
Write
D
IN
I
CC
TIMING WAVEFORM OF WRITE CYCLE(3)
(CS
=
Controlled)
Address
CS
t
AW
t
DW
t
DH
Data Valid
WE
Data in
Data out
High-Z
High-Z(8)
t
CW(3)
t
WP(2)
t
AS(4)
t
WC
t
WR(5)
High-Z
High-Z
t
LZ
t
WHZ(6)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K6R1008C1D-JC10 | 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
| K6R1008C1D-TC10 | 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
| K6R1008C1C-T15 | 128Kx8 Bit High-Speed CMOS Static RAM(5V Operating). Operated at Commercial and Industrial Temperature Ranges. |
| K6R1008C1D-UI10 | 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
| K6R1008C1D-TI10 | 256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating). |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K6R1008C1C-T15 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx8 Bit High-Speed CMOS Static RAM(5V Operating). Operated at Commercial and Industrial Temperature Ranges. |
| K6R1008C1C-TC12000 | 制造商:Samsung SDI 功能描述:SRAM Chip Async Single 5V 1M-Bit 128K x 8 12ns 32-Pin TSOP-II 制造商:Samsung Semiconductor 功能描述:SRAM Chip Async Single 5V 1M-Bit 128K x 8 12ns 32-Pin TSOP-II |
| K6R1008C1D | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Kx16 Bit High-Speed CMOS Static RAM(3.3V Operating) Operated at Commercial and Industrial Temperature Ranges. |
| K6R1008C1D-J(T)C(I)10 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Kx16 Bit High-Speed CMOS Static RAM(3.3V Operating) Operated at Commercial and Industrial Temperature Ranges. |
| K6R1008C1D-J(T)C(I)12 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Kx16 Bit High-Speed CMOS Static RAM(3.3V Operating) Operated at Commercial and Industrial Temperature Ranges. |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。