- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373068 > K4S561633C-RBL (SAMSUNG SEMICONDUCTOR CO. LTD.) 16Mx16 SDRAM 54CSP PDF資料下載
參數(shù)資料
| 型號(hào)： | K4S561633C-RBL |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 16Mx16 SDRAM 54CSP |
| 中文描述： | 16Mx16顯示內(nèi)存54CSP |
| 文件頁數(shù)： | 6/8頁 |
| 文件大?。?/td> | 59K |
| 代理商： | K4S561633C-RBL |
K4S561633C-R(B)L/N/P
Rev. 1.4 Dec. 2002
CMOS SDRAM
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
Notes :
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time
and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. Minimum tRDL=2CLK and tDAL(=tRDL + tRP) is required to complete both of last data wite command(tRDL) and precharge
command(tRP). tRDL=1CLK can be supported only in the case under 100MHz with manual precharge mode.
4. All parts allow every cycle column address change.
5. In case of row precharge interrupt, auto precharge and read burst stop.
Parameter
Symbol
Version
Unit
Note
- 75
-1H
-1L
Row active to row active delay
t
RRD
(min)
15
19
19
ns
1
RAS to CAS delay
t
RCD
(min)
19
19
24
ns
1
Row precharge time
t
RP
(min)
19
19
24
ns
1
Row active time
t
RAS
(min)
45
50
60
ns
1
t
RAS
(max)
100
us
Row cycle time
t
RC
(min)
65
70
84
ns
1
Last data in to row precharge
t
RDL
(min)
2
CLK
2,3
Last data in to Active delay
t
DAL
(min)
tRDL + tRP
-
3
Last data in to new col. address delay
t
CDL
(min)
1
CLK
2
Last data in to burst stop
t
BDL
(min)
1
CLK
2
Col. address to col. address delay
t
CCD
(min)
1
CLK
4
Number of valid output data
CAS latency=3
2
ea
5
CAS latency=2
1
CAS latency=1
-
0
AC OPERATING TEST CONDITIONS
(V
DD
= 2.7V ~ 3.6V, T
A
=Commercial, Extended, Industrial Temperature)
Parameter
Value
Unit
AC input levels (Vih/Vil)
2.4
/ 0.4
V
Input timing measurement reference level
0.5 x V
DDQ
V
Input rise and fall time
tr/tf = 1/1
ns
Output timing measurement reference level
0.5 x V
DDQ
V
Output load condition
See Fig. 2
VDDQ
1200
870
Output
30pF
V
OH
(DC) = 2.4V, I
OH
= -2mA
V
OL
(DC) = 0.4V, I
OL
= 2mA
Vtt = 0.5 x VDDQ
50
Output
30pF
Z0 = 50
(Fig. 2) AC output load circuit
(Fig. 1) DC output load circuit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4S561633C-RL | 16Mx16 SDRAM 54CSP |
| K4S561633C-N | 16Mx16 SDRAM 54CSP |
| K4S561633C-P1H | 16Mx16 SDRAM 54CSP |
| K4S561633C-P1L | 16Mx16 SDRAM 54CSP |
| K4S56323LF | 2M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4S561633C-RL | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:16Mx16 SDRAM 54CSP |
| K4S561633F | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:4M x 16Bit x 4 Banks Mobile SDRAM in 54BOC |
| K4S561633F-C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:4M x 16Bit x 4 Banks Mobile SDRAM in 54BOC |
| K4S561633F-E | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:4M x 16Bit x 4 Banks Mobile SDRAM in 54BOC |
| K4S561633F-F1H | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:4M x 16Bit x 4 Banks Mobile SDRAM in 54BOC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。