參數(shù)資料
型號(hào): JS28F256P30T85
廠商: INTEL CORP
元件分類(lèi): DRAM
英文描述: Intel StrataFlash Embedded Memory
中文描述: 16M X 16 FLASH 1.8V PROM, 88 ns, PDSO56
封裝: 14 X 20 MM, LEAD FREE, TSOP-56
文件頁(yè)數(shù): 42/102頁(yè)
文件大小: 1609K
代理商: JS28F256P30T85
1-Gbit P30 Family
April 2005
42
Intel StrataFlash
Embedded Memory (P30)
Order Number: 306666, Revision: 001
Datasheet
W14
t
WHGL
WE# high to OE# low
0
-
ns
1,2,9
W16
t
WHQV
WE# high to read valid
t
AVQV
+ 35
-
ns
1,2,3,6,1
0
Write to Asynchronous Read Specifications
W18
t
WHAV
WE# high to Address valid
0
-
ns
1,2,3,6,8
Write to Synchronous Read Specifications
W19
t
WHCH/L
WE# high to Clock valid
19
-
ns
1,2,3,6,1
0
W20
t
WHVH
WE# high to ADV# high
19
-
ns
Write Specifications with Clock Active
W21
t
VHWL
ADV# high to WE# low
-
20
ns
1,2,3,11
W22
t
CHWL
Clock high to WE# low
-
20
ns
Notes:
1.
2.
3.
4.
Write timing characteristics during erase suspend are the same as write-only operations.
A write operation can be terminated with either CE# or WE#.
Sampled, not 100% tested.
Write pulse width low (t
WLWH
or t
ELEH
) is defined from CE# or WE# low (whichever occurs last) to
CE# or WE# high (whichever occurs first). Hence, t
WLWH
= t
ELEH
= t
WLEH
= t
ELWH
.
Write pulse width high (t
WHWL
or t
EHEL
) is defined from CE# or WE# high (whichever occurs first) to
CE# or WE# low (whichever occurs last). Hence, t
WHWL
= t
EHEL
= t
WHEL
= t
EHWL
).
t
WHVH
or t
must be met when transitioning from a write cycle to a synchronous burst read.
V
PP
and WP#
should be at a valid level until erase or program success is determined.
This specification is only applicable when transitioning from a write cycle to an asynchronous read.
See spec W19 and W20 for synchronous read.
When doing a Read Status operation following any command that alters the Status Register, W14 is
20 ns.
Add 10 ns if the write operations results in a RCR or block lock status change, for the subsequent
read operation to reflect this change.
These specs are required only when the device is in a synchronous mode and clock is active during
address setup phase.
5.
6.
7.
8.
9.
10.
11.
Table 18.
AC Write Specifications (Sheet 2 of 2)
Num
Symbol
Parameter
Min
Max
Units
Notes
Figure 22.
Write-to-Write Timing
W1
W7
W4
W7
W4
W3
W9
W3
W6
W2
W6
W2
W8
W8
W5
W5
Address [A]
CE# [E}
WE# [W]
OE# [G]
Data [D/Q]
RST# [P]
相關(guān)PDF資料
PDF描述
JS28F640P30T85 Intel StrataFlash Embedded Memory
JS28F128P30B85 Intel StrataFlash Embedded Memory
JS4PS-1W Power Splitter/Combiner
JSPHS-1000 180?Voltage Variable, 700 to 1000 MHz
JSPHS-12 Phase Shifter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
JS28F256P30T95 制造商:NUMONYX 制造商全稱(chēng):Numonyx B.V 功能描述:Numonyx StrataFlash Embedded Memory
JS28F256P30T95A 功能描述:IC FLASH 256MBIT 95NS 56TSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:StrataFlash™ 標(biāo)準(zhǔn)包裝:1 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類(lèi)型:SDRAM 存儲(chǔ)容量:256M(8Mx32) 速度:143MHz 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA(8x13) 包裝:托盤(pán) 其它名稱(chēng):Q2841869
JS28F256P30TF 制造商:Intel 功能描述: 制造商:Intel 功能描述:16M X 16 FLASH 1.8V PROM, PDSO56 制造商:Numonyx BV 功能描述:16M X 16 FLASH 1.8V PROM, PDSO56
JS28F256P30TFA 功能描述:IC FLASH 256MBIT 110NS 56TSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:Axcell™ 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類(lèi)型:SRAM - 同步,DDR II 存儲(chǔ)容量:18M(1M x 18) 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA(13x15) 包裝:托盤(pán) 其它名稱(chēng):71P71804S200BQ
JS28F256P30TFE 功能描述:IC FLASH 256MBIT 56TSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:Axcell™ 標(biāo)準(zhǔn)包裝:2,000 系列:MoBL® 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類(lèi)型:SRAM - 異步 存儲(chǔ)容量:16M(2M x 8,1M x 16) 速度:45ns 接口:并聯(lián) 電源電壓:2.2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFBGA 供應(yīng)商設(shè)備封裝:48-VFBGA(6x8) 包裝:帶卷 (TR)