
Philips Semiconductors
ISP1301
USB OTG transceiver
Product data
Rev. 01 — 14 April 2004
9 of 46
9397 750 11355
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
8.9 Detailed description of pins
8.9.1
ADR/PSW
The ADR/PSW pin has two functions. On reset (including power-on reset), the level
on this pin is latched as ADR_REG, which represents the least significant bit (LSB) of
the I
2
C address of the ISP1301. If bit ADR_REG = 0, the I
2
C-bus address for the
ISP1301 is 0101100 (0x2C); if bit ADR_REG = 1, the I
2
C-bus address for the
ISP1301 is 0101101 (0x2D).
After reset, the ADR/PSW pin can be programmed as an output. If in the Mode
Control 2 register bit PSW_OE = 1, then the ADR/PSW output will be enabled. The
logic level will be determined by bit ADR_REG. If bit ADR_REG = 0, then the
ADR/PSW pin will drive HIGH. If bit ADR_REG = 1, then the ADR/PSW pin will drive
LOW.
The ADR/PSW pin can be used to turn on or off the external charge pump. The
ISP1301 built-in charge pump supports V
BUS
current at 8 mA. If the application needs
more current support (for example, 50 mA), an external charge pump may be
needed. In this case, the ADR/PSW pin can act as a power switch for the external
charge pump.
Figure 4
shows an example of using external charge pump.
8.9.2
SCL and SDA
The SCL (serial clock) and SDA (serial data) signals implement a two-wire serial
I
2
C-bus.
8.9.3
RESET_N
Active LOW asynchronous reset for all digital logic. Either connect this pin to V
DD_LGC
for power-on reset or apply a minimum of 10
μ
s LOW pulse for hardware reset.
8.9.4
INT_N
The INT_N (interrupt) pin is asserted while an interrupt condition exists. It is
deasserted when the Interrupt Latch register is cleared. The INT_N pin is open-drain,
and, therefore, can be connected using a wired-AND with other interrupt signals.
Fig 4.
Using external charge pump.
004aaa437
CHARGE PUMP
ADR/PSW
VBUS
+3.3 V
100 k
4.7
μ
F
VBUS
ID
DM
DP
GND
VOUT
VIN
ON/OFF
VBAT
ISP1301