參數(shù)資料
型號: ISL6161CB-T
廠商: Intersil
文件頁數(shù): 6/11頁
文件大?。?/td> 215K
描述: IC CTRLR PWR DISTRIB DUAL 14SOIC
標準包裝: 2,500
類型: 熱交換控制器
應(yīng)用: 通用型,PCI Express?
內(nèi)部開關(guān):
電源電壓: 10.5 V ~ 13.2 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 14-SOIC(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 14-SOICN
包裝: 帶卷 (TR)
6
FN9104.4
October 2, 2008
.
The ISL6161 responds to a load short (defined as a current
level 3x the OC set point with a fast transition) by
immediately driving the relevant N-Channel MOSFET gate to
0V in ~3祍. The gate voltage is then slowly ramped up,
soft-starting the N-Channel MOSFET to the programmed
current regulation limit level. This is the start of the time-out
period if the abnormal load condition still exists. The
programmed current regulation level is held until either the
OC event passes or the time-out period expires. If the former
is the case, then the N-Channel MOSFET is fully enhanced
and the C
TIM
 charging current is diverted away from the
capacitor. If the time-out period expires prior to OC
resolution, then both gates are quickly pulled to 0V turning
off both N-Channel MOSFETs simultaneously.
Upon any UV condition, the PGOOD signal will pull low
when tied high through a resistor to the logic supply. This pin
is a fault indicator but not the OC latch-off indicator. For an
OC latch-off indication, monitor CTIM, pin 10. This pin will
rise rapidly to 12V once the time-out period expires. See
Simplified Schematic on page 2 for OC latch-off circuit
suggestion.
The ISL6161 is reset by a rising edge on the ENABLE
 pin
and is turned on by the ENABLE
 pin being driven low.
ISL6161 Application Considerations
In a non PCI-Express, motor drive application, Current loop 
stabilization is facilitated through a small value resistor in 
series with the gate timing capacitor. As the ISL6161 drives
a highly inductive current load, instability characterized by
the gate voltage repeatedly ramping up and down may
appear. A simple method to enhance stability is provided by
the substitution of a larger value gate resistor. Typically, this
situation can be avoided by eliminating long point-to-point
wiring to the load.
With the ENABLE internal pull-up, the ISL6161 is well suited
for implementation on either side of the connector where a
motherboard prebiased condition or a load board staggered
connection is present. In either case, the ISL6161 turns on in
a soft-start mode protecting the supply rail from sudden
current loading.
During the Time-Out delay period with the ISL6161 in
current limit mode, the V
GS
 of the external N-Channel
MOSFETs is reduced driving the N-Channel MOSFET switch
into a high r
DS(ON)
 state. Thus, avoid extended time-out
periods as the external N-Channel MOSFETs may be
damaged or destroyed due to excessive internal power
dissipation. Refer to the MOSFET manufacturers data sheet
for SOA information.
With the high levels of in-rush current e.g., highly capacitive
loads and motor start-up currents, choosing the current 
regulation (CR) level is crucial to provide both protection 
and still allow for this in-rush current without latching off.
Consider this in addition to the time-out delay when
choosing MOSFETs for your design.
Physical layout of R
SENSE
 resistors is critical to avoid 
inadvertently lowering the CR and trip levels. Ideally, trace
routing between the R
SENSE
 resistors and the ISL6161
should be as direct and as short as possible with zero
current in the sense lines.
TABLE 1. R
SENSE
 AND R
ILIM
 RECOMMENDATIONS
PCI-EXPRESS
ADD-IN CARD
CONNECTOR
R
ILIM
 
(k?/SPAN>)
3.3V R
SENSE
 
(m?/SPAN>), 
NOMINAL
CR (A)
12V R
SENSE
 
(m?/SPAN>), 
NOMINAL
CR (A)
NOMINAL
CRVth
(mV)
X1
10
30, 3.3
150, 0.7
100
4.99
15, 3.5
90, 0.6
53
X4/X8
10
30, 3.3
40, 2.5
100
4.99
15, 3.5
20, 2.6
53
X16
10
30, 3.3
16, 6.3
100
4.99
15, 3.5
8, 6.6
53
NOTE: Nominal CR Vth = R
ILIM
 x 10礎(chǔ).
TABLE 2.
C
TIM
 CAPACITOR
(礔)
NOMINAL TIME-OUT PERIOD
(ms)
0.022
4.4
0.047
9.4
0.1
20
NOTE: Nominal time-out period in seconds = C
TIM
x 200k?
CORRECT
 TO ISEN AND
CURRENT
SENSE RESISTOR
INCORRECT
FIGURE 1. SENSE RESISTOR PCB LAYOUT
R
ISET
ISL6161
相關(guān)PDF資料
PDF描述
ISL6173DRZA-T IC CTRLR HOT SWAP DUAL LV 28-QFN
ISL6174IRZ IC CIRC BREAKER DUAL LV 28-QFN
ISL61861DCBZ IC USB PWR CTRLR 3A 8SOIC
ISL6402IR IC REG TRPL BCK/LINEAR 28-QFN
ISL6413IRZ-TK IC REG TRPL BCK/LINEAR 24-QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL6161CBZA 功能描述:IC CTLR PWR DISTRIB DUAL 14SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:119 系列:- 類型:熱交換控制器 應(yīng)用:通用型,PCI Express? 內(nèi)部開關(guān):無 電流限制:- 電源電壓:3.3V,12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應(yīng)商設(shè)備封裝:80-TQFP(12x12) 包裝:托盤 產(chǎn)品目錄頁面:1423 (CN2011-ZH PDF)
ISL6161CBZA-T 功能描述:IC CTLR PWR DISTRIB DUAL 14SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:119 系列:- 類型:熱交換控制器 應(yīng)用:通用型,PCI Express? 內(nèi)部開關(guān):無 電流限制:- 電源電壓:3.3V,12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應(yīng)商設(shè)備封裝:80-TQFP(12x12) 包裝:托盤 產(chǎn)品目錄頁面:1423 (CN2011-ZH PDF)
ISL6161IBZA 功能描述:IC CTRLR PWR DISTRIB DUAL 14SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:100 系列:- 類型:熱插拔開關(guān) 應(yīng)用:通用 內(nèi)部開關(guān):是 電流限制:可調(diào) 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:10-TDFN-EP(3x3) 包裝:管件
ISL6161IBZA-T 功能描述:IC CTRLR PWR DISTRIB DUAL 14SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:100 系列:- 類型:熱插拔開關(guān) 應(yīng)用:通用 內(nèi)部開關(guān):是 電流限制:可調(diào) 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:10-TDFN-EP(3x3) 包裝:管件
ISL6172DRZA 功能描述:熱插拔功率分布 W/ANNEAL DL LV HOT SWAP CNTRLR 0-85 TMP RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube