- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2002 > ISL5929INZ (Intersil)IC DAC 14BIT CMOS DUAL 48LQFP PDF資料下載
參數(shù)資料
| 型號： | ISL5929INZ |
| 廠商： | Intersil |
| 文件頁數(shù)： | 3/13頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 14BIT CMOS DUAL 48LQFP |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 274mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-TQFP（7x7） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | * |
| 采樣率（每秒）： | 150M |
11
reflections, proper termination should be implemented. If the
lines driving the clock and the digital inputs are long 50
lines, then 50
termination resistors should be placed as
close to the converter inputs as possible connected to the
digital ground plane (if separate grounds are used). These
termination resistors are not likely needed as long as the
digital waveform source is within a few inches of the DAC.
For pattern drivers with very high speed edge rates, it is
recommended that the user consider series termination (50-
200
) prior to the DAC’s inputs in order to reduce the
amount of noise.
Power Supply
Separate digital and analog power supplies are
recommended. The allowable supply range is +2.7V to
+3.6V. The recommended supply range is +3.0 to 3.6V
(nominally +3.3V) to maintain optimum SFDR. However,
operation down to +2.7V is possible with some degradation
in SFDR. Reducing the analog output current can help the
SFDR at +2.7V. The SFDR values stated in the table of
specifications were obtained with a +3.3V supply.
Ground Planes
Separate digital and analog ground planes should be used.
All of the digital functions of the device and their
corresponding components should be located over the
digital ground plane and terminated to the digital ground
plane. The same is true for the analog components and the
analog ground plane.
Noise Reduction
To minimize power supply noise, 0.1
F capacitors should be
placed as close as possible to the converter’s power supply
pins, AVDD and DVDD. Also, the layout should be designed
using separate digital and analog ground planes and these
capacitors should be terminated to the digital ground for
DVDD and to the analog ground for AVDD. Additional filtering
of the power supplies on the board is recommended.
Voltage Reference
The internal voltage reference of the device has a nominal
value of +1.23V with a
±40ppm/°C drift coefficient over the
full temperature range of the converter. It is recommended
that a 0.1
F capacitor be placed as close as possible to the
REFIO pin, connected to the analog ground. The REFLO pin
selects the reference. The internal reference can be selected
if REFLO is tied low (ground). If an external reference is
desired, then REFLO should be tied high (the analog supply
voltage) and the external reference driven into REFIO. The
full scale output current of the converter is a function of the
voltage reference used and the value of RSET. IOUT should
be within the 2mA to 22mA range, though operation below
2mA is possible, with performance degradation.
If the internal reference is used, VFSADJ will equal
approximately 1.2V. If an external reference is used, VFSADJ
will equal the external reference. The calculation for IOUT
(Full Scale) is:
IOUT(Full Scale) = (VFSADJ/RSET) X 32.
If the full scale output current is set to 20mA by using the
internal voltage reference (1.23V) and a 1.91k
RSET
resistor, then the input coding to output current will resemble
the following:
Analog Output
IOUTA and IOUTB are complementary current outputs. The
sum of the two currents is always equal to the full scale
output current minus one LSB. If single ended use is
desired, a load resistor can be used to convert the output
current to a voltage. It is recommended that the unused
output be either grounded or equally terminated. The voltage
developed at the output must not violate the output voltage
compliance range of -1.0V to 1.25V. ROUT (the impedance
loading each current output) should be chosen so that the
desired output voltage is produced in conjunction with the
output full scale current. If a known line impedance is to be
driven, then the output load resistor should be chosen to
match this impedance. The output voltage equation is:
VOUT = IOUT X ROUT.
The most effective method for reducing the power
consumption is to reduce the analog output current, which
dominates the supply current. The maximum recommended
output current is 20mA.
Differential Output
IOUTA and IOUTB can be used in a differential-to-single-
ended arrangement to achieve better harmonic rejection.
will provide a 500mV (-2.5dBm) signal at the output of the
transformer if the full scale output current of the DAC is set to
20mA (used for the electrical specifications table). Values of
RDIFF= 100 and RLOAD=50 were used for the typical
performance curves to increase the output power and the
dynamic range. The center tap in Figure 13 must be
grounded.
In the circuit in Figure 14, the user is left with the option to
ground or float the center tap. The DC voltage that will exist
at either IOUTA or IOUTB if the center tap is floating is
IOUTDC x (RA//RB) V because RDIFF is DC shorted by the
transformer. If the center tap is grounded, the DC voltage is
0V. Recommended values for the circuit in Figure 14 are
TABLE 1. INPUT CODING vs OUTPUT CURRENT WITH
INTERNAL REFERENCE (1.23V TYP) AND
RSET=1.91K
INPUT CODE (D13-D0)
IOUTA (mA)
IOUTB (mA)
11 1111 1111 1111
20.6
0
10 0000 0000 0000
10.3
00 0000 0000 0000
0
20.6
ISL5929
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL5957IBZ | CONV D/A 14-BIT 3.3V 28-SOIC |
| ISL5961/2IBZ | CONV D/A 14-BIT 3.3V 28-SOIC |
| ISL59911IRZ | IC RCVR/EQUALZR TRPL DIFF 32QFN |
| ISL59913IRZ-T7 | IC RCVR/EQUALZR TRPL DIFF 28-QFN |
| ISL76161AVZ | IC 12-BIT HS D/A 28-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL59310IRZ-T | 制造商:Intersil Corporation 功能描述:LEAD-FREE DIFFERENTIAL VIDEO AMPLIFIER WITH COMMON MODE SYNC - Tape and Reel |
| ISL59311 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Differential Video Amplifier with Common Mode Sync Encoder and Serial Digital Interface |
| ISL59311_0704 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Differential Video Amplifier with Common Mode Sync Encoder and Serial Digital Interface |
| ISL59311IRZ | 功能描述:IC VIDEO AMP TRI DIFF 32-QFN RoHS:是 類別:集成電路 (IC) >> 線性 - 放大器 - 視頻放大器和頻緩沖器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 應(yīng)用:TFT-LCD 面板：VCOM 驅(qū)動器 輸出類型:滿擺幅 電路數(shù):1 -3db帶寬:35MHz 轉(zhuǎn)換速率:40 V/µs 電流 - 電源:3.7mA 電流 - 輸出 / 通道:1.3A 電壓 - 電源，單路/雙路(±):9 V ~ 20 V，±4.5 V ~ 10 V 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬）裸露焊盤 供應(yīng)商設(shè)備封裝:8-uMax-EP 包裝:管件 |
| ISL59311IRZ-T13 | 制造商:Intersil Corporation 功能描述:DIFFERENTIAL VIDEO AMPLIFIER W/COMMON 制造商:Intersil Corporation 功能描述:VID AMP TRIPLE 1.3GHZ 5.5V 32QFN EP - Tape and Reel 制造商:Intersil 功能描述:ISL6558IRZ-T W/SCM ASSY & MSL2 ONLY 4 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。