- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2001 > ISL51002CQZ-110 (Intersil)IC FRONT END 10BIT VID 128-MQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL51002CQZ-110 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 24/33頁 |
| 文件大小： | 0K |
| 描述： | IC FRONT END 10BIT VID 128-MQFP |
| 標(biāo)準(zhǔn)包裝： | 66 |
| 位數(shù)： | 10 |
| 通道數(shù)： | 3 |
| 功率（瓦特）： | 1.2W |
| 電壓 - 電源，模擬： | 1.8V，3.3V |
| 電壓 - 電源，數(shù)字： | 1.8V，3.3V |
| 封裝/外殼： | 128-BFQFP |
| 供應(yīng)商設(shè)備封裝： | 128-MQFP（14x20） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
30
FN6164.3
February 29, 2012
Once the serial address has been transmitted and
acknowledged, one or more bytes of information can be
written to or read from the slave. Communication with the
selected device in the selected direction (read or write) is
ended by a STOP command, where SDA rises while SCL is
high (Figure 3), or a second START command, which is
commonly used to reverse data direction without
relinquishing the bus.
Data on the serial bus must be valid for the entire time SCL
is high (Figure 5). To achieve this, data being written to the
ISL51002 is latched on a delayed version of the rising edge
of SCL. SCL is delayed and deglitched inside the ISL51002
for three crystal clock periods (120ns for a 25MHz crystal) to
eliminate spurious clock pulses that could disrupt serial
communication.
When the contents of the ISL51002 are being read, the SDA
line is updated after the falling edge of SCL, delayed and
deglitched in the same manner.
Configuration Register Write
Figure 6 shows two views of the steps necessary to write
one or more words to the Configuration Register.
Configuration Register Read
Figure 7 shows two views of the steps necessary to read one
or more words from the Configuration Register.
SCL
SDA
START
STOP
FIGURE 3. VALID START AND STOP CONDITIONS
SCL FROM
HOST
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
8
1
9
START
ACKNOWLEDGE
FIGURE 4. ACKNOWLEDGE RESPONSE FROM RECEIVER
SCL
SDA
DATA STABLE
DATA CHANGE
DATA STABLE
FIGURE 5. VALID DATA CHANGES ON THE SDA BUS
ISL51002
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL5314IN | IC SYNTHESIZER DIGITAL 48-MQFP |
| ISL55100AIRZ-T | IC COMP DRVR/WINDOW 18V 72-QFN |
| ISL55100BIRZ | IC COMP DRVR/WINDOW 18V 72-QFN |
| ISL5627INZ | IC DAC DUAL 8BIT 3.3V 48-LQFP |
| ISL5629/2INZ | IC DAC 8BIT CMOS DUAL 48LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL51002CQZ-150 | 制造商:Intersil Corporation 功能描述:AFE VID 3ADC 10-BIT 1.8V/3.3V 128MQFP EP - Trays 制造商:Intersil 功能描述:10 BIT VID AFE MEASURE&AUTO-ADJUST 制造商:Intersil Corporation 功能描述:10-Bit Video Analog Front End (AFE) with Measurement and Auto-Adjust Features |
| ISL51002CQZ-165 | 功能描述:IC FRONT END 10BIT VID 128-MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| ISL51002EVALZ | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:10-Bit Video Analog Front End (AFE) with Measurement and Auto-Adjust Features |
| ISL51002-EVALZ | 功能描述:EVAL BOARD FOR ISL51002 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板 |
| ISL5100A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad 18V Pin Electronics Driver/Window Comparator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。