- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16312 > ISL51002-EVALZ (Intersil)EVAL BOARD FOR ISL51002 PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL51002-EVALZ |
| 廠商： | Intersil |
| 文件頁(yè)數(shù)： | 8/33頁(yè) |
| 文件大小： | 0K |
| 描述： | EVAL BOARD FOR ISL51002 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)
16
FN6164.3
February 29, 2012
0x27
ABLC Configuration, (0x40)
0
ABLC Disable
0: ABLC on (default) - use 10-bit digital offset control.
0x000 = -0x200 LSB offset, 0x3FF = +0x1FF LSB offset,
0x200 = 0x000 LSB offset
1: ABLC off - use 10-bit offset DACs, bypass digital adder
(add/subtract nothing, but keep same delay through
channel)
1
Offset DAC Range
0: ±1/2 ADC fullscale (1 LSB = 1 ADC LSBs)
1: ±1/4 ADC fullscale (1 LSB = 0.5 ADC LSBs)
3:2
ABLC Pixel Width
Number of black pixels averaged every line for ABLC function
00: 16 pixels [default]
01: 32 pixels
10: 64 pixels
11: 128 pixels
6:4
ABLC Bandwidth
ABLC Time constant (lines) = 2([5+6:4])
000 = 32 lines
100 = 512 lines (default)
111 = 4096 lines
0x28
Output Format 1, (0x00)
0
Data Output Format
0: 4:4:4 (24-bit/30-bit output)
1: 4:2:2 (16-bit/20-bit output on G and R)
1
4:2:2 Order
0: First pixel on R channel is U
1: First pixel on R channel is V
2
4:2:2 Processing
0: U, V filtered (high quality)
1: Odd U, V pixels dropped (lower quality)
3
8-bit Mode
0: All 10-bits of each channel active
1: 2 LSBs of each channel driven low (in 8-bit applications,
keep the LSBs from switching and generating noise)
5:4
Oversampling
00: Normal operation (1x sampling)
01:2x oversampling, 2 samples averaged at ADC output
10:4x oversampling, 4 samples averaged at ADC output
11:8x oversampling, 8 samples averaged at ADC output
In Oversampling mode, the HTOTAL, DC Restore/ABLC Start,
DC Restore Width, and ABLC width values are automatically
multiplied by the oversampling ratio. The pixel clock is divided
by the oversampling ratio when the data is decimated.
Decimator is reset on trailing edge of HSYNC.
6
RGB2YUV Color Space
Conversion Enable
0: CSC Disabled
1: CSC Enabled
Note: The data delay through the entire AFE is identical with
CSC on and CSC off.
Register Listing (Continued)
ADDRESS
REGISTER
(DEFAULT VALUE)
BITS
FUNCTION NAME
DESCRIPTION
ISL51002
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M3CKK-2006R | IDC CABLE - MKC20K/MC20M/MPK20K |
| 2-6754410-7 | CA,XG,MTRJ-SC |
| M3AKK-2006R | IDC CABLE - MSC20K/MC20M/MPK20K |
| H1CXS-6436M | IDC CABLE - HKC64S/AE64M/X |
| M1RXK-1640K | IDC CABLE - MPR16K/MC16F/X |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL5100A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad 18V Pin Electronics Driver/Window Comparator |
| ISL5101IB | 制造商:Intersil Corporation 功能描述: |
| ISL5120 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches |
| ISL5120CB | 功能描述:IC SWITCH DUAL SPST 8SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 模擬開關(guān)，多路復(fù)用器，多路分解器 系列:- 標(biāo)準(zhǔn)包裝:48 系列:- 功能:開關(guān) 電路:4 x SPST - NO 導(dǎo)通狀態(tài)電阻:100 歐姆 電壓電源:單/雙電源 電壓 - 電源，單路/雙路(±):2 V ~ 12 V，±2 V ~ 6 V 電流 - 電源:50nA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:管件 |
| ISL5120CB-T | 功能描述:IC SWITCH DUAL SPST 8SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 模擬開關(guān)，多路復(fù)用器，多路分解器 系列:- 標(biāo)準(zhǔn)包裝:48 系列:- 功能:開關(guān) 電路:4 x SPST - NO 導(dǎo)通狀態(tài)電阻:100 歐姆 電壓電源:單/雙電源 電壓 - 電源，單路/雙路(±):2 V ~ 12 V，±2 V ~ 6 V 電流 - 電源:50nA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:管件 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。