- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄16312 > ISL51002-EVALZ (Intersil)EVAL BOARD FOR ISL51002 PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL51002-EVALZ |
| 廠商： | Intersil |
| 文件頁(yè)數(shù)： | 7/33頁(yè) |
| 文件大小： | 0K |
| 描述： | EVAL BOARD FOR ISL51002 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)
15
FN6164.3
February 29, 2012
0x19
Red Offset LSB, (0x00)
5:0
N/A
7:6
Red Offset LSB
2 LSBs of 10-bit offset word
0x1A
Green Offset MSB, (0x80)
7:0
Green Offset MSB
ABLC off: upper 8-bits to Green offset DAC
ABLC enabled: Green digital offset
(See Red Offset)
0x1B
Green Offset LSB, (0x00)
5:0
N/A
7:6
Green Offset LSB
See Red Offset
0x1C
Blue Offset MSB, (0x80)
7:0
Blue Offset MSB
ABLC off: upper 8-bits to Blue offset DAC
ABLC enabled: Blue digital offset
(See Red Offset)
0x1D
Blue Offset LSB, (0x00)
5:0
N/A
7:6
Blue Offset LSB
See Red Offset
0x1E
PLL Htotal MSB, (0x06)
5:0
PLL Htotal MSB
14-bit HTOTAL. PLL updated on LSB write only.
0x1F
PLL Htotal LSB, (0x98)
7:0
PLL Htotal LSB
PLL updated on LSB write only. SXGA default
0x20
PLL Phase, (0x00)
5:0
PLL Sampling Phase
Used to control the phase of the ADC’s sample point relative
to the period of a pixel. Adjust to obtain optimum image quality.
One step = 5.625° (1.56% of pixel period).
0x21
PLL Pre-coast, (0x04)
7:0
Pre-coast
Number of lines the PLL will coast prior to the start of VSYNC.
0x22
PLL Post-coast, (0x04)
7:0
Post-coast
Number of lines the PLL will coast after the end of VSYNC.
0x23
PLL Misc, (0x00)
0
PLL Lock Edge HSYNC
0: PLL locks to trailing edge of selected HSYNC (default)
1: PLL locks to leading edge of selected HSYNC
1
CLKINV ENABLE
0: CLKINV input ignored
1: CLKINV input enabled
2
Ext Coast SEL
0: Internal COAST generation
1: External COAST source
3
Ext Coast POL
0: Active high external COAST
1: Active low external COAST
4
EXT CLOCK
1: External pixel clock from EXTCLKin pin
0x24
DC Restore and ABLC
starting pixel MSB, (0x00)
5:0
DC Restore and ABLC
starting pixel (MSB)
Pixel after Raw HSYNC trailing edge to begin DC restore and
ABLC. 14-bits.
0x25
DC Restore and ABLC
starting pixel LSB, (0x02)
7:0
DC Restore and ABLC
starting pixel (LSB)
0x26
DC Restore Clamp Width,
(0x10)
7:0
DC Restore clamp width
Only applies to DC restore clamp used for AC-coupled
configurations. A value of 0x00 means the clamp DAC is never
connected to the input.
Register Listing (Continued)
ADDRESS
REGISTER
(DEFAULT VALUE)
BITS
FUNCTION NAME
DESCRIPTION
ISL51002
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M3CKK-2006R | IDC CABLE - MKC20K/MC20M/MPK20K |
| 2-6754410-7 | CA,XG,MTRJ-SC |
| M3AKK-2006R | IDC CABLE - MSC20K/MC20M/MPK20K |
| H1CXS-6436M | IDC CABLE - HKC64S/AE64M/X |
| M1RXK-1640K | IDC CABLE - MPR16K/MC16F/X |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL5100A | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Quad 18V Pin Electronics Driver/Window Comparator |
| ISL5101IB | 制造商:Intersil Corporation 功能描述: |
| ISL5120 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches |
| ISL5120CB | 功能描述:IC SWITCH DUAL SPST 8SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 模擬開(kāi)關(guān)，多路復(fù)用器，多路分解器 系列:- 標(biāo)準(zhǔn)包裝:48 系列:- 功能:開(kāi)關(guān) 電路:4 x SPST - NO 導(dǎo)通狀態(tài)電阻:100 歐姆 電壓電源:單/雙電源 電壓 - 電源，單路/雙路(±):2 V ~ 12 V，±2 V ~ 6 V 電流 - 電源:50nA 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:管件 |
| ISL5120CB-T | 功能描述:IC SWITCH DUAL SPST 8SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 模擬開(kāi)關(guān)，多路復(fù)用器，多路分解器 系列:- 標(biāo)準(zhǔn)包裝:48 系列:- 功能:開(kāi)關(guān) 電路:4 x SPST - NO 導(dǎo)通狀態(tài)電阻:100 歐姆 電壓電源:單/雙電源 電壓 - 電源，單路/雙路(±):2 V ~ 12 V，±2 V ~ 6 V 電流 - 電源:50nA 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:管件 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。