參數(shù)資料
型號(hào)： ISL51002-EVALZ
廠商： Intersil
文件頁(yè)數(shù)： 19/33頁(yè)
文件大?。?/td> 0K
描述： EVAL BOARD FOR ISL51002
標(biāo)準(zhǔn)包裝： 1
系列： *
26
FN6164.3
February 29, 2012
Intersil’s DPLL has the capability to correct large phase
changes almost instantly by maximizing the phase error gain
while keeping the frequency gain relatively low. This is done
by changing the contents of register 0x74 to 0x4C. This
increases the phase error gain to 100%. Because a phase
setting this high will slightly increase jitter, the default setting
(0x49) for register 0x74 is recommended for all other sync
sources.
SYNC Timing Measurement
The ISL51002 analyzes the timing characteristics of the sync
signals for the currently selected input channel and presents
the results in registers 0x40 through 0x0x46.
The HSYNC period and pulse width values are 16-bit
numbers representing the number of crystal clocks in 16
consecutive periods or pulse widths giving a measurement
resolution of 1/16th of a crystal clock.
The VSYNC period is a 12-bit number representing the
number of either HSYNCs or units of 512 crystal clocks that
occur in one video frame. The default is to count HSYNC
pulses but setting register 0x4F[0] = 1 changes to the units
to crystal clock ÷ 512.
The VSYNC pulse width is a 12-bit number representing the
number of either HSYNCs or units of 512 crystal clocks that
occur in one VSYNC. The default is to count HSYNC pulses
but setting register 0x4F[0] = 1 changes to the units to
crystal clock ÷ 512.
PGA
The ISL51002’s Programmable Gain Amplifier (PGA) has a
nominal gain range from 0.5V/V (-6dB) to 2.0V/V (+6dB).
The transfer function is:
where GainCode is the value in the Gain register for that
particular color. Note that for a gain of 1V/V, the GainCode
should be 85 (0x55). This is a different center value than the
128 (0x80) value used by some other AFEs, so the firmware
should take this into account when adjusting gains.
The PGAs are updated by the internal clamp signal once per
line. In normal operation this means that there is a maximum
delay of one HSYNC period between a write to a Gain
register for a particular color and the corresponding change
in that channel’s actual PGA gain. If there is no regular
HSYNC/SOG source, or if the external clamp option is
enabled (register 0x10[7:6]) but there is no external clamp
signal being generated, it may take up to 100ms for a write
to the Gain register to update the PGA. This is not an issue
in normal operation with RGB and YPbPr signals.
Offset DAC
The ISL51002 features a 10-bit Digital-to-Analog Converter
(DAC) to provide extremely fine control over the full channel
offset. The DAC is placed after the PGA to eliminate
interaction between the PGA (controlling “contrast”) and the
Offset DAC (controlling “brightness”).
In normal operation, the Offset DAC is controlled by the
ABLC circuit, ensuring that the offset is always reduced
to sub-LSB levels (See the following ABLC section for
more information). When ABLC is enabled, the Offset
register pairs (0x18 and 0x19 through 0x1C and 0x1D)
control a digital offset added to or subtracted from the
output of the ADC. This mode provides the best image
quality and eliminates the need for any offset calibration.
If desired, ABLC can be disabled (0x27[0] = 1) and the
Offset DAC programmed manually, with the 8 most
significant bits in registers 0x18, 0x1A,10x1C, and the 2
least significant bits in registers 0x19[7:6], 0x1B[7:6] and
0x1D[7:6].
-
+
GREEN
SLICER DAC
600mV TO 900mV
+
–
600m V
SOGIN
1A
4
RIN
CIN
10nF
500
CLAM P
SLICE
FILTER
ON/OFF
HIST
ON/OFF
-
+
SYNCOUT
FIGURE 2. SOG SLICER
Ω
Gain
V
----
0.5
GainCode
170
-----------------------------
+
=
(EQ. 1)
ISL51002
相關(guān)PDF資料
PDF描述
M3CKK-2006R IDC CABLE - MKC20K/MC20M/MPK20K
2-6754410-7 CA,XG,MTRJ-SC
M3AKK-2006R IDC CABLE - MSC20K/MC20M/MPK20K
H1CXS-6436M IDC CABLE - HKC64S/AE64M/X
M1RXK-1640K IDC CABLE - MPR16K/MC16F/X
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL5100A 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad 18V Pin Electronics Driver/Window Comparator
ISL5101IB 制造商:Intersil Corporation 功能描述:
ISL5120 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches
ISL5120CB 功能描述:IC SWITCH DUAL SPST 8SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 模擬開(kāi)關(guān)，多路復(fù)用器，多路分解器 系列:- 標(biāo)準(zhǔn)包裝:48 系列:- 功能:開(kāi)關(guān) 電路:4 x SPST - NO 導(dǎo)通狀態(tài)電阻:100 歐姆 電壓電源:單/雙電源 電壓 - 電源，單路/雙路(±):2 V ~ 12 V，±2 V ~ 6 V 電流 - 電源:50nA 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:管件
ISL5120CB-T 功能描述:IC SWITCH DUAL SPST 8SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 模擬開(kāi)關(guān)，多路復(fù)用器，多路分解器 系列:- 標(biāo)準(zhǔn)包裝:48 系列:- 功能:開(kāi)關(guān) 電路:4 x SPST - NO 導(dǎo)通狀態(tài)電阻:100 歐姆 電壓電源:單/雙電源 電壓 - 電源，單路/雙路(±):2 V ~ 12 V，±2 V ~ 6 V 電流 - 電源:50nA 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:管件
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*