- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2001 > ISL12030IBZ (Intersil)IC RTC/CALENDAR EEPROM 8-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL12030IBZ |
| 廠商： | Intersil |
| 文件頁數(shù)： | 4/17頁 |
| 文件大小： | 0K |
| 描述： | IC RTC/CALENDAR EEPROM 8-SOIC |
| 產(chǎn)品培訓(xùn)模塊： | Solutions for Industrial Control Applications |
| 標(biāo)準(zhǔn)包裝： | 980 |
| 類型： | 時(shí)鐘/日歷 |
| 特點(diǎn)： | 警報(bào)器，夏令時(shí)，SRAM |
| 存儲(chǔ)容量： | 128B |
| 時(shí)間格式： | HH:MM:SS:hh（12/24 小時(shí)） |
| 數(shù)據(jù)格式： | YY-MM-DD-dd |
| 接口： | I²C，2 線串口 |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 管件 |
12
FN6617.2
May 5, 2011
Example 2
Pulsed interrupt once per minute (IM = ”1”)
Interrupts at one minute intervals when the seconds
register is at 30 seconds
Set Alarm registers as follows:
Once the registers are set, the following waveform will be
seen at IRQ as shown in Figure 2:
Note that the status register ALM0 bit will be set each time
the alarm is triggered, but does not need to be read or
cleared.
User Memory Registers (accessed by
using Slave Address 1010111x)
Addresses [00h to 7Fh]
These registers are 128 bytes of user SRAM. Writes to this
section do not need to be proceeded by setting the WRTC
bit. Note that this memory, like the status and control
registers, is volatile and will be lost or corrupted when VDD
drops below 1.8V.
I2C Serial Interface
The ISL12030 supports a bi-directional bus oriented
protocol. The protocol defines any device that sends data
onto the bus as a transmitter and the receiving device as the
receiver. The device controlling the transfer is the master
and the device being controlled is the slave. The master
always initiates data transfers and provides the clock for
both transmit and receive operations. Therefore, the
ISL12030 operates as a slave device in all applications.
All communication over the I2C interface is conducted by
sending the MSB of each byte of data first.
Protocol Conventions
Data states on the SDA line can change only during SCL
LOW periods. SDA state changes during SCL HIGH are
reserved for indicating START and STOP conditions (see
Figure 3). On power-up of the ISL12030, the SDA pin is in
the input mode.
All I2C interface operations must begin with a START
condition, which is a HIGH to LOW transition of SDA while
SCL is HIGH. The ISL12030 continuously monitors the SDA
and SCL lines for the START condition and does not
respond to any command until this condition is met (see
Figure 3). A START condition is ignored during the power-up
sequence.
All I2C interface operations must be terminated by a STOP
condition, which is a LOW to HIGH transition of SDA while
SCL is HIGH (see Figure 3). A STOP condition at the end of
a read operation or at the end of a write operation to memory
only places the device in its standby mode.
An acknowledge (ACK) is a software convention used to
indicate a successful data transfer. The transmitting device,
either master or slave, releases the SDA bus after
transmitting eight bits. During the ninth clock cycle, the
receiver pulls the SDA line LOW to acknowledge the
reception of the eight bits of data (See Figure 4).
The ISL12030 responds with an ACK after recognition of a
START condition followed by a valid Identification Byte, and
once again after successful receipt of an Address Byte. The
ISL12030 also responds with an ACK after receiving a Data
Byte of a write operation. The master must respond with an
ACK after receiving a Data Byte of a read operation.
ALARM
REGISTER
BIT
DESCRIPTION
76543210 HEX
SCA0
10110000 B0h Seconds set to 30,
enabled
MNA0
00000000 00h Minutes disabled
HRA0
00000000 00h Hours disabled
DTA0
00000000 00h Date disabled
MOA0
00000000 00h Month disabled
DWA0
00000000 00h Day of week disabled
60s
RTC AND ALARM REGISTERS ARE BOTH “30s”
FIGURE 2. IRQ WAVEFORM
ISL12030
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL12032IVZ | IC RTC LP BATT BACK SRAM 14TSSOP |
| ISL12057IUZ | IC RTC/CALENDAR I2C 8-MSOP |
| ISL12058IUZ | IC RTC/CALENDAR I2C-BUS 8-MSOP |
| ISL12059IBZ | IC RTC/CALENDAR I2C-BUS 8-SOIC |
| ISL12082IUZ | IC RTC I2C LO-POWER 10-MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL12030IBZ-T | 功能描述:實(shí)時(shí)時(shí)鐘 REAL TIME CLK W/ EEPROM 8LD RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| ISL12032 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Power RTC with Battery Backed SRAM and 50/60 Cycle AC Input and Xtal Back-up |
| ISL12032IVZ | 功能描述:實(shí)時(shí)時(shí)鐘 REAL TIME CLK W/ EEPROM 14LD RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| ISL12032IVZ-T | 功能描述:實(shí)時(shí)時(shí)鐘 REAL TIME CLK W/ EEPROM 14LD RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| ISL12057 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Cost and Low Power I2C RTC Real Time Clock/Calendar |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。