industry I2C serial bus protocols using a bi-directional data
參數(shù)資料
型號： ISL12030IBZ
廠商： Intersil
文件頁數(shù)： 15/17頁
文件大?。?/td> 0K
描述： IC RTC/CALENDAR EEPROM 8-SOIC
產(chǎn)品培訓(xùn)模塊： Solutions for Industrial Control Applications
標(biāo)準(zhǔn)包裝： 980
類型： 時鐘/日歷
特點(diǎn)： 警報(bào)器，夏令時，SRAM
存儲容量： 128B
時間格式： HH:MM:SS:hh（12/24 小時）
數(shù)據(jù)格式： YY-MM-DD-dd
接口： I²C，2 線串口
電源電壓： 2.7 V ~ 5.5 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 8-SOIC（0.154"，3.90mm 寬）
供應(yīng)商設(shè)備封裝： 8-SOIC
包裝： 管件
7
FN6617.2
May 5, 2011
industry I2C serial bus protocols using a bi-directional data
signal (SDA) and a clock signal (SCL).
Register Descriptions
The registers are accessible following an I2C slave byte of
“1101 111x” and reads or writes to addresses [00h:47h]. The
defined addresses and default values are described in the
Table 1. The general purpose SRAM has a different slave
address (1010 111x), so it is not possible to read/write that
section of memory while accessing the registers.
REGISTER ACCESS
The contents of the registers can be modified by performing
a byte or a page write operation directly to any register
address.
The registers are divided into 5 sections. They are:
1. Real Time Clock (8 bytes): Address 00h to 07h.
2. Status (1 bytes): Address 08h.
3. Control (2 bytes): 0Ch and 13h.
4. Day Light Saving Time (8 bytes): 15h to 1Ch
5. Alarm 0/1 (12 bytes):1Dh to 28h
Write capability is allowable into the RTC registers (00h to
07h) only when the WRTC bit (bit 6 of address 0Ch) is set to
“1”. A multi-byte read or write operation is limited to one
section per operation. Access to another section requires a
new operation. A read or write can begin at any address
within the section.
A register can be read by performing a random read at any
address at any time. This returns the contents of that
register’s location. Additional registers are read by
performing a sequential read. For the RTC and Alarm
registers, the read instruction latches all clock registers into
a buffer, so an update of the clock does not change the time
being read. At the end of a read, the master supplies a stop
condition to end the operation and free the bus. After a read,
the address remains at the previous address +1 so the user
can execute a current address read and continue reading
the next register.
It is only necessary to set the WRTC bit prior to writing into
the RTC registers. All other registers are completely
accessible without setting the WRTC bit.
TABLE 1. REGISTER MEMORY MAP (X indicates writes to these bits have no effect on the device)
ADDR
SECTION
REG
NAME
BIT
RANGE
DEFAULT
7
6543210
00h
RTC
SC
0
SC22
SC21
SC20
SC13
SC12
SC11
SC10
0 to 59
00h
01h
MN
0
MN22
MN21
MN20
MN13
MN12
MN11
MN10
0 to 59
00h
02h
HR
MIL
0
HR21
HR20
HR13
HR12
HR11
HR10
0 to 23
00h
03h
DT
0
DT21
DT20
DT13
DT12
DT11
DT10
1 to 31
01h
04h
MO
0
MO20
MO13
MO12
MO11
MO10
1 to 12
01h
05h
YR
YR23
YR22
YR21
YR20
YR13
YR12
YR11
YR10
0 to 99
00h
06h
DW
0000
0
DW2
DW1
DW0
0 to 6
00h
07h
SS
0000
SS3
SS2
SS1
SS0
0 to 9
00h
08h
Status
SRDC
0
DSTADJ
ALM1
ALM0
0
RTCF
N/A
01h
0Ch
Control
INT
ARST
WRTC
IM
X
ALE1
ALE0
N/A
01h
13h
AC
AC5060
ACENB
X
XXXX
N/A
00h
15h
DSTCR
DstMoFd
DSTE
0
MoFd20
MoFd13
MoFd12
MoFd11
MoFd10
1 to 12
04h
16h
DstDwFd
0
DwFdE
WkFd12
WkFd11
WkFd10
DwFd12
DwFd11
DwFd10
0 to 6
00h
17h
DstDtFd
0
DtFd21
DtFd20
DtFd13
DtFd12
DtFd11
DtFd10
1 to 31
01h
18h
DstHrFd
HrFdMIL
0
HrFd21
HrFd20
HrFd13
HrFd12
HrFd11
HrFd10
0 to 23
02h
19h
DstMoRv
0
MoRv20
MoRv13
MoRv12
MoRv11
MoRv10
1 to 12
10h
1Ah
DstDwRv
0
DwRvE
WkRv12
WkRv11
WkRv10
DwRv12
DwRv11
DwRv10
0 to 6
00h
1Bh
DstDtRv
0
DtRv21
DtRv20
DtRv13
DtRv12
DtRv11
DtRv10
1 to 31
01h
1Ch
DstHrRv
HrRvMIL
0
HrRv21
HrRv20
HrRv13
HrRv12
HrRv11
HrRv10
0 to 23
02h
1Dh
Alarm0
SCA0
ESCA0
SCA022
SCA021
SCA020
SCA013
SCA012
SCA011
SCA010
0 to 59
00h
1Eh
MNA0
EMNA0
MNA021
MNA020
MNA013
MNA012
MNA011
MNA010
0 to 59
00h
1Fh
HRA0
EHRA0
0
HRA021
HRA020
HRA013
HRA012
HRA011
HRA010
0 to 23
00h
20h
DTA0
EDTA0
0
DTA021
DTA020
DTA013
DTA012
DTA011
DTA010
1 to 31
01h
21h
MOA0
EMOA0
0
MOA020
MOA013
MOA012
MOA011
MOA010
1 to 12
01h
22h
DWA0
EDWA0
0
DWA02
DWA01
DWA00
0 to 6
00h
ISL12030
相關(guān)PDF資料
PDF描述
ISL12032IVZ IC RTC LP BATT BACK SRAM 14TSSOP
ISL12057IUZ IC RTC/CALENDAR I2C 8-MSOP
ISL12058IUZ IC RTC/CALENDAR I2C-BUS 8-MSOP
ISL12059IBZ IC RTC/CALENDAR I2C-BUS 8-SOIC
ISL12082IUZ IC RTC I2C LO-POWER 10-MSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL12030IBZ-T 功能描述:實(shí)時時鐘 REAL TIME CLK W/ EEPROM 8LD RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube
ISL12032 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Power RTC with Battery Backed SRAM and 50/60 Cycle AC Input and Xtal Back-up
ISL12032IVZ 功能描述:實(shí)時時鐘 REAL TIME CLK W/ EEPROM 14LD RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube
ISL12032IVZ-T 功能描述:實(shí)時時鐘 REAL TIME CLK W/ EEPROM 14LD RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube
ISL12057 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Cost and Low Power I2C RTC Real Time Clock/Calendar
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*