- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377549 > IS42G32256 (Integrated Silicon Solution, Inc.) 256K x 32 x 2 (16-Mbit) SYNCHRONOUS GRAPHICS RAM PDF資料下載
參數(shù)資料
| 型號： | IS42G32256 |
| 廠商： | Integrated Silicon Solution, Inc. |
| 英文描述： | 256K x 32 x 2 (16-Mbit) SYNCHRONOUS GRAPHICS RAM |
| 中文描述： | 256K × 32 × 2（16兆）同步圖形RAM |
| 文件頁數(shù)： | 7/52頁 |
| 文件大?。?/td> | 456K |
| 代理商： | IS42G32256 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
IS42G32256
Integrated Silicon Solution, Inc.
ADVANCE INFORMATION
SR037-0C
09/10/98
7
ISSI
Table 5. SGRAM vs SDRAM
SDRAM Function
DSF
SGRAM Function
MRS
Bank Active
Write
L
H
L
H
L
H
MRS
SMRS
Bank Active
with
Write per bit
Disable
Bank Active
with
Write per bit
Enable
Normal Block
Write
Write
Notes:
1. If DSF is low, SGRAM functionality is identical to SDRAM functionality.
2. SGRAM can be used as a unified memory by the appropriate DSF control; SGRAM = Graphic Memory + Main Memory.
Table 6. Mode Register Field Table to Program Modes
Register Programmed with MRS
Address
Function
A10
RFU
(1)
A9
A8, A7
TM
A6, A5, A4
CAS Latency
A3
BT
A2, A1, A0
Burst Length
W.B.L.
(2)
POWER UP SEQUENCE
1. Apply power and start clock, attempt to maintain DKE = “H” and the other pins are NOP condition at the inputs.
2. Maintain stable power, stable clock and NOP input condition for a minimum of 200
μ
s.
3. Issue precharge commands for all banks of the devices.
4. Issue two or more auto-refresh commands.
5. Issue a mode register set command to initialize the mode register.
6. Sequence of 4 and 5 may be changed.
The device is now ready for normal operation.
Notes:
1.
2.
3.
4.
RFU (Reserved for Future Use) should stay “0” during MRS cycle.
If A9 is high during MRS cycle, “Burst Read Single Bit Write” function will be enabled.
The full column burst (256-bit) is available only at Sequential mode of burst type.
If LC and LM both high (1), data of mask and color register will be unknown.
Test Mode
CAS Latency
Burst Type
Burst Length
A8 A7
0
0
1
1
Type
A6
0
0
0
0
1
1
1
1
A5
0
0
1
1
0
0
1
1
A4
0
1
0
1
0
1
0
1
Latency
Reserved
—
2
3
Reserved
Reserved
Reserved
Reserved
A3
0
1
Type
A2 A1 A0
0
0
0
0
0
1
0
1
1
0
1
0
1
1
1
1
BT=0
1
2
4
8
Reserved
Reserved
Reserved
256(Full)
(3)
BT=1
Reserved
Reserved
4
8
Reserved
Reserved
Reserved
Reserved
0
1
0
1
Mode Register Set
Vendor
Use
Only
Write Burst Length
Length
Burst
Single Bit
Sequential
Interleave
0
1
0
1
0
1
0
1
A9
0
1
Address
Function
A10, A9, A8, A7
X
A6
LC
(4)
A5
LM
(4)
A4, A3, A2, A1, A0
X
Load Color
A6 Function
0
Disable
1
Enable
Load Mask
A5 Function
0
Disable
1
Enable
Special mode Register Programmed with SMRS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS42S16100C1 | 512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS42S16100C1-5T | 512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS42S16100C1-5TL | 512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS42S16100C1-6T | 512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS42S16100C1-6TL | 512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS42G32256-10PQ | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:256K x 32 x 2 (16-Mbit) SYNCHRONOUS GRAPHICS RAM |
| IS42G32256-7PQ | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:256K x 32 x 2 (16-Mbit) SYNCHRONOUS GRAPHICS RAM |
| IS42G32256-8PQ | 制造商:Integrated Silicon Solution Inc 功能描述: |
| IS42K | 制造商:IDEC Corporation 功能描述:SENS.IND. 10-30VDC NPN NC |
| IS42KS | 制造商:IDEC Corporation 功能描述:SENS.IND. 10-30VDC NPN NC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。