IQX Family Data Sheet
34
Revision 5.0
June 2000
Notes:
(1) These parameters are guaranteed but not tested in production.
(2) The timng parameters are specified for a configuration where an Input Port is driving one Output Port. For configurations where an Input Port is
driving two or more Output Ports, the timng parameters are de-rated as shown in Section 5.7 or Table 20. These parameters are guaranteed but
not tested in production.
t
KW-RO
t
KS-RO
t
KH-RO
t
KCO-RO
t
KPZH-IT
t
KPZL-IT
t
KPZH-OT
t
KPZL-OT
t
KPHZ-OT
t
KPLZ-OT
t
KW-LI
t
KS-LI
t
KH-LI
t
KCO-LI
t
KP-LIT
t
KW-LO
t
KS-LO
t
KH-LO
t
KCO-LO
t
KP-LOT
f
KCNT
t
WKCNT
t
S_KCKE
t
H_KCKE
t
S_KRST
t
H_KRST
t
KCLK_OE
t
KCLK_IE
t
P_KCLR
t
P_KF1F
T
RC
t
W+ -RC
, t
W- -RC
t
S-RC
t
H-RC
t
P-RC
f
JTAG
t
W-JTAG
t
S-JTAG
t
H-JTAG
t
P-JTAG
Register Output, MinimumPulse Width of KEY as Clock Enable, Low or High
Register Output, Clock Enable (Key) Setup Time to CLK (GC)
Register Output, CLK (GC) to Clock Enable (Key) Hold Time
Register Output, Key Clock to Output Data Valid
Input Enable (Key) to Data Valid
Output Enable (Key) to Data Valid
Output Enable (Key) to Output at High Z
(1)
Latch Input, MinimumPulse Width of KEY as Latch Enable, Low or High
Latch Input, Data Setup Time to Latch Enable (Key) Trailing Edge
Latch Input, Data to Latch Enable (Key) Trailing Edge Hold Time
Latch Input, Latch Enable (Key) Leading Edge to Data Out
Latch Input, Transparent Mode Propagation Delay
Latch Output, MinimumPulse Width of KEY as Latch Enable, Low or High
Latch Output, Data Setup Time to Latch Enable (Key) Trailing Edge
Latch Output, Data to Latch Enable (Key) Trailing Edge Hold Time
Latch Output, Latch Enable (Key) Leading Edge to Data Out
Latch Output, Transparent Mode Propagation Delay
Key Counter, Input Clock Frequency
Key Counter Clock, Pulse Width
Key Counter, Enable Setup Time to KCLK
Key Counter, KCLK to Enable Hold Time
Key Counter, Reset Setup Time to KCLK
Key Counter, KCLK to Reset Hold Time
Key Counter, Clock to Output Data Valid or Output High Z
Key Counter, Clock to Input Data Valid
Key Counter, Clear to Output Active / High Z Delay
Key Counter, Force 0x1F to Output Active / High Z Delay
RapidConfigure Strobe Period
RapidConfigure Strobe Pulse Width
RapidConfigure Address and Data Setup Time to Strobe
RapidConfigure Address and Data Hold Time to Strobe
RapidConfigure Strobe Falling Edge to Data Valid (Make Connection)
JTAG Clock (TCK) Frequency
JTAG Clock (TCK) Pulse Width
JTAG Setup Time
JTAG Hold Time
JTAG Clock to Output Data Valid
5.0
4.5
0.0
6.0
5.0
0.0
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MHz
ns
ns
ns
ns
22
6.5
9.0
7.5
7.5
7.5
11.0
9.0
9.0
23
24
5.0
2.5
2.0
6.0
3.0
2.0
25
10.5
7.5
13.0
10.0
5.0
4.5
0.0
6.0
5.0
0.0
26
6.5
7.5
80
7.5
10.0
66
5.0
2.0
0.0
2.0
0.0
6.0
2.5
0.0
2.5
0.0
27
8.0
9.5
9.5
8.5
9.5
11.5
11.5
10.5
15.0
6.0
2.0
0.0
17.0
7.5
3.0
0.0
28
25.0
10
30.0
10
20.0
4.0
0.0
15.0
20.0
4.0
0.0
15.0
29
Speed Grade
-7
-10
Units
Ref.
Figure
Symbol
Parameter
Min
Max
Min
Max
Table 19. AC Electrical Specifications for IQX160 and IQX128B (Continued)
Powered by ICminer.com Electronic-Library Service CopyRight 2003